



AMD Geode™ Solutions Integrated Processors, Companion Devices, and System Platforms

October 2003

NOTICE

Advanced Micro Devices, Inc. ("AMD") has purchased the Information Appliance business unit of National Semiconductor Corporation ("National"), which consisted primarily of the Geode™ family of microprocessor products and related support products (GX1, GX2, CS5530A, CS5535, CS1301, CS1311, SC1100, SC1200, SC1201, SC2100, SC2200, SC3200, XpressROM™ and XpressLoader™ software, collectively, the "IA Products"). This business unit is now being operated by AMD's PCS Division.

During a transitional period, AMD will continue to use and distribute IA Product technical and marketing documents originally produced by National in hard copy, pdf, html or other electronic format.

Notwithstanding the appearance in this document of the National trade names, National trademarks, and National copyrights or other proprietary notices, AMD is the seller of the IA Products described in this document, the owner of the content contained in this document, and the source/publisher of this document.

SC3200 TEPBGA Reference Schematic Rev 1.0

- TFT and IDE supported.
- Parallel port not available from SC3200

Design Notes:

- 1) This design features the SC3200 in the TEPBGA package. Please read the SC3200 Data sheet, and Errata document for the particular revision of silicon to be used. Certain parts of this schematic may need to be changed to accommodate work-arounds for issues with a particular silicon revision.
- 2) PCB Layout notes are included with this schematic in various places. However, use the SC3200 Layout Guidelines for proper PCB layout.
- 3) No board has been built from this schematic.
- 4) Not all sections of this design may be appropriate for a particular application.
- 5) It is not recommended that both CompactFlash and IDE be used in the same design. CompactFlash, Dual IDE ports, and a Single IDE port are shown on separate sheets. The designer should choose one of the three sheets to use in a design.
- 6) It is not recommended that both a standard PCI slot and a Mini-PCI slot be used in the same design. These are shown on separate sheets. The designer should choose one or the other sheets to use in a design.
- 7) Please read the "Important Notice" below.
- 8) Be sure to check the IA Developers Web Site often to get updated schematics or a schematic errata document.
- 9) The pin properties on part symbols may need to be changed to support a particular application.

IMPORTANT NOTICE

1. This document may not reflect the most recent changes in board development and debug. Any developer intending to use this schematic as a reference should contact their local Field Applications Engineer, Regional Sales Office, or Program Manager for schematic updates, design recommendations, and PCB layout guidelines. National also recommends a design review of both the schematic diagram and PCB layout before considering production.
2. National reserves the right to change designs or specifications without notice. Customers are advised to obtain the latest versions of product specifications, which should be considered in evaluating a product's appropriateness for a particular use.
3. National makes no warranties, expressed or implied, for merchantability or fitness for a particular application. In no event shall National be liable for any indirect, special, incidental or consequential damages as a result of the performance, or failure to perform, of any National product or documentation.

TABLE OF CONTENTS:

PAGE	CONTENTS	NOTES
P01	COVER PAGE 1	
P02	COVER PAGE 2	
P03	SC3200_01	
P04	SC3200_02	
P05	SC3200_03	
P06	SC3200_04	
P07	LVDS_TFT	
P08	SODIMM	
P09	BOOT ROM & DOC	
P10	USB	
P11	COMPACT FLASH & SERIAL PORT	5
P12	PRI AND SEC IDE	5
P13	SINGLE IDE & SERIAL	5
P14	ETHERNET	
P15	STANDARD PCI SLOT	6
P16	MINI PCI SLOT	6
P17	AUDIO	
P18	SMART CARD	
P19	LPC SUPER I/O, SERIAL, PARALLEL, FLOPPY PORTS	
P20	CRT	
P21	VIP	
P22	SYSTEM POWER	

NATIONAL CONFIDENTIAL



Revision History:

Rev	Date	Change Log
1.0	04-25-03	Initial release




LAST USED REFERENCES

Z53
U29
R160
TP26
C307
Q7
Y4
FB22
JP3
BT1
BH1
SW1
D20
JLCD1
J20
JCF1
T2
PCI1
X1
L8
FS1
JS2
RP11
JDCIN1
F1


NATIONAL CONFIDENTIAL

National Semiconductor 1351 S Sunset St. Longmont, CO 80501			
File	SC3200 REFERENCE SCHEMATICS		Rev
Size	Document Number	COVER PAGE 2	1.0
Date	Thursday, May 01, 2003	Sheet	2 of 21

SC3200 INTERFACES: PCI/SUB-ISA, LPC, AUDIO, LPC, DOC, PCI CLOCKS; STRAP OPTIONS, PCI BUS PULL-UPS



SC3200 STRAP SELECTIONS



TP6 TEST PAD DSR2# GPIO10_IDEORDY1
 TP7 TEST PAD CTS2# GPIO08_IDEDREQ1
 TP8 TEST PAD SIN2_SDTEST3
 TP9 TEST PAD DCD2# GPIO09_IDEIOW1#

DESIGN NOTE: Please provide an accessible test pad on these signals to support debug. National has proprietary in-house debug capability that can be utilized in the event an intractable issue is encountered.

NATIONAL CONFIDENTIAL

SC3200 INTERFACES: MEMORY, 32KHZ AND 27MHZ OSCILLATORS

R-PACKS

10-16PBR/4016 Z18
 10-16PBR/4016 Z18
 10-16PBR/4016 Z20
 10-16PBR/4016 Z22
 10-16PBR/4016 Z24
 10-16PBR/4016 Z26
 10-16PBR/4016 Z27

SC3200

R-PACKS

Z17 10-16PBR/4016
 Z19 10-16PBR/4016




SC3200 BODY1
 MEMORY & SYSTEM
 TEPBGA_481


SAVE-TO-RAM

DESIGN NOTE: This schematic does not have the power supply implementation that supports Save-to-RAM correctly. For the optimal implementation see the "Save-to-RAM" appnote for theory of operation, power supply considerations, and the correct use of the power control signals: ONCNTL# and PWRCNT2.

DESIGN NOTE: GPWIO0 and GPWIO1 are also connected to the Ethernet controller and the Compact Flash connector respectively. These GPWIO's are not expected to be shared. If Save-to-Ram is being used and either the Ethernet controller and the Compact Flash connector is also being used this conflict must be resolved. Contact your field service representative if your design has this issue.




DESIGN NOTE: If Save-to-Ram is not a system requirement then install the 10 ohm series resistor and remove the Save-To-Ram circuit in the box.




DESIGN NOTE: For more information regarding SDCLK routing see the "SC3200 Layout Guidelines" App-Note.

DESIGN NOTE: SDCLK0 and SDCLK1 are shown connected to the SODIMM. Any two of the SDCLK signals can be connected to make routing easier. Place series resistors as close to the SC3200 as possible.



DESIGN NOTE: Recommended crystal: PN SMS49 from Monitor Products Company Inc. (www.monitor-products.com)

27MHZ OSCILLATOR



DESIGN NOTE: Recommended crystal: PN SM37 from Monitor Products Company Inc. (www.monitor-products.com)



32KHZ OSCILLATOR

NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501



File: SC3200 Reference Schematics
 Size: Document Number SC3200_02
 Date: Thursday, May 01, 2003 Sheet 4 of 21

SC3200 INTERFACES: POWER; DECOUPLING CAPS, BATTERY HEADER




DESIGN NOTE: These filtered analog supplies should be laid out using separate power planes. See Layout Guidelines for details.

SINGLE POINT GROUND CONNECTIONS:



DESIGN NOTE: To prevent damage to the battery, explosion, bursting, etc. it is recommended to include a current limiting resistor in case the battery is shorted by accidentally shorting pins 1-3 on the jumper.


DESIGN NOTE: Use low-ESR electrolytic capacitors. See Layout guidelines for placement.



DESIGN NOTE: These Core-to-I/O caps as shown here, provide return current paths for signals which traverse the core plane split. Careful layout or a single power plane design with proper placement can eliminate these caps.

DESIGN NOTE: This circuit allows the CMOS data to be cleared by momentarily grounding the VBAT pin. It shows a battery holder. To reduce cost, batteries with pins may be soldered directly to the PCB. If no battery backup is required, ground the VBAT ball.

BATTERY PART#



BATTERY HOLDER

NATIONAL CONFIDENTIAL



National Semiconductor
1351 S Sunset St.
Longmont, CO 80501

File: SC3200 Reference Schematics
Size: Document Number: SC3200.n3 Rev: 1.0
Date: Thursday, May 01, 2003 Sheet: 5 of 21

SC3200 INTERFACES: IDE, PARALLEL PORT, TFT, VIP, POWER MANAGEMENT, JTAG (WITH HEADER), ACCESS BUS 1&2, TEMP SENSOR


SC3200

U1C




DESIGN NOTE: Use one JTAG circuit or the other.

JTAG signals used.




JTAG signals not used.



DESIGN NOTE: With the resistors as shown, OUT1 goes low when the LM56 temp exceeds 75.6 degrees C. OUT2 goes low when the LM56 temp exceeds 89.5 degrees C. See the LM56 data sheet for details. Other devices such as the LM92 may also be used. The LM92 requires programming through the ACCESS.bus.

CPU TEMP SENSOR



DESIGN NOTE: Place LM56 as close as possible to a corner of the SC3200. Create a copper shape or make sure the LM56 and SC3200 have a continuous ground plane to allow thermal coupling. This will ensure consistent and useful temperature readings for the SC3200.

DESIGN NOTE: SW1 is the soft On/Off button. It is used for power management depending on software support. See the Core Logic Module - "Power Management Logic" section of the SC3200 databook.

DESIGN NOTE: OUT1 of the LM56 temp sensor is open collector, and if goes low if VT1 is exceeded. PWRNT2 from the SC3200 is open drain, goes low to shut off power. Connecting these two together with a pull-up creates a Wired-OR circuit. If either goes low, PWR_ON will be low and shut off the VCORE and VCC3.3V supplies. For Save-to-RAM (Not shown in these schematics), the ONCTL# signal must be used.


NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St
 Longmont, CO 80501


File: SC3200 Reference Schematics
 Size: Document Number: SC3200_A4_TFT
 Date: Thursday, May 01, 2003 Sheet: 6 of 21 Rev: 1.0

LVDS TFT: CONTROLLER, INVERTER, AND CONNECTOR.


LVDS TFT CONVERTER/TRANSMITTER




GENERIC TFT LVDS CONNECTOR



INVERTER CONNECTOR



BACKLIGHT INVERTER CIRCUIT




NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501

File: SC3200 Reference Schematics
 Size: Document Number
 Date: Thursday, May 01, 2003
 Sheet: 7 of 21

SODIMM: SODIMM CONNECTOR AND SODIMM DECOUPLING CAPACITORS




NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501

The Light & Speed of Information

File: SC3200 Reference Schematics
 Size: Document Number
 SODIMM
 Date: Thursday, May 01, 2003 Sheet 8 of 21 Rev 1.0

ISA BOOT ROM AND DOC DEVICES



IF BOOT ROM IS IN DOC:
 1) REMOVE BOOT ROM.
 2) ADD JUMPER TO J2 TO ROUTE ROMCS# AND DOCCS# TO THE DOC. (MDOCCS#).

DESIGN NOTE: BUSY# signals on DOC are open drain and must be pulled up to VCC3.3V.

DESIGN NOTE: Two DOCs TSOP devices are shown in a cascade configuration to create a 16 MB storage space. The 8 MB DIP device cannot be cascaded. Cascading is done by setting the ID(1:0) pins to: First device: 00, second device: 01.


NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St
 Longmont, CO 80501

The Light & Speed of Information

File: SC3200 Reference Schematics
 Size: Document Number
 Date: Thursday, May 01, 2003

USB INTERFACE AND CONNECTOR




NATIONAL CONFIDENTIAL

COMPACT FLASH, SERIAL PORT


DESIGN NOTE: These schematics intend for the Compact Flash -OR- IDE connector(s) to be included, but not both. The designer should choose between this sheet -OR- one of the IDE schematic pages.

DESIGN NOTE: Using a Compact Flash device allows use of the Serial Port from the SC3200 as shown below.



SC3200 SERIAL PORT

DESIGN NOTE: Do not use this page and the PRIMARY IDE INTERFACE AND CONNECTORS, SERIAL PORT page in a user design. This serial port exists on both pages. When the DRC is run on this schematic there are pin type and signal name conflicts due to the duplication.



NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501

The Light & Speed of Information

File: SC3200 Reference Schematics
 Size: Document Number
 Date: Thursday, May 01, 2003
 Sheet: 11 of 21

PRIMARY AND SECONDARY IDE INTERFACE AND CONNECTORS




DESIGN NOTE: Use this sheet for Primary and Secondary IDE Ports, no Serial Port

DESIGN NOTE: The 3.3V to 5V Translators shown below are not needed if a 3.3V compatible IDE drive is used such as an ATA100 hard drive.

IDE_P designates Primary IDE Port signals.
IDE_S designates Secondary IDE Port signals.

DESIGN NOTE: Place R-packs close to IDE connectors as possible.


IDE Data Lines into 3.3V - 5V translators.



Other signals requiring 3.3V - 5V translators.

Primary IDE Signals

Secondary IDE Signals






IDE signals NOT requiring 3.3V - 5V translators. (They are outputs ONLY from the SC2200)

Common Signals

Primary IDE Signals

Secondary IDE Signals



DESIGN NOTE: All 150uF capacitors must be low-ESR.

NATIONAL CONFIDENTIAL


National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501

File: SC3200 Reference Schematics
 Size: Document Number
 Date: Thursday, May 01, 2003 Sheet 12 of 21 Rev 1.0

PRIMARY IDE INTERFACE AND CONNECTORS, SERIAL PORT


DESIGN NOTE: Use this sheet for Primary IDE Port only. Using one IDE port allows for SC3200 Serial port.

DESIGN NOTE: The 3.3V to 5V Translators shown below are not needed if a 3.3V compatible IDE drive is used such as an ATA100 hard drive.



SC3200 SERIAL PORT

DESIGN NOTE: Do not use this page and the COMPACT FLASH, SERIAL PORT page in a user design. This serial port exists on both pages. When the DRC is run on this schematic there are pin type and signal name conflicts due to the duplication.



NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501

File: SC3200 Reference Schematics
 Size: Document Number
 Date: Thursday, May 01, 2003 Sheet 13 of 21


Rev 1.0

ETHERNET: DP83816 MACPHYTER DEVICE, LAN CONNECTOR

DESIGN NOTE: Supports Wake-on-LAN. If support is not desired connect AUXVDD and IAUXVDD pins to VCC3.3V.

LAN CONNECTOR

DESIGN NOTE: Refer to the MacPhyter layout guidelines for PCB routing.



MACPHYTER DEVICE

PIN9 & P10 ARE PLASTIC

DESIGN NOTE: Size LED current limiting resistors based on LED characteristics. The DP83816 will sink up to 6mA of current. Use low current LED's. The 680 ohms shown below give approximately 2.2mA of LED current.

DESIGN NOTE: Place caps on either side of the RJ45 connector. Refer to the MacPhyter layout guidelines for PCB routing.

NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501

File: SC3200 Reference Schematics
 Size: Document Number
 Date: Thursday, May 01, 2003

ETHERNET
 Sheet 14 of 21
 Rev 1.0


STANDARD PCI SLOT

DESIGN NOTE: Use standard PCI slot shown on this sheet -OR- Mini-PCI slot shown on next sheet, but NOT BOTH.


DESIGN NOTE: PCI bus supports only 3.3V devices and cards. Do not plug a 5V PCI card without using an adapter. +/- 12V power is not provided in this design.

DESIGN NOTE: The JTAG test signals, PCL_TCK, PCL_TDI, PCL_TDO, PCL_TMS, and PCL_TRST#, are tied inactive in this schematic.

3.3V PCI SLOT




NATIONAL CONFIDENTIAL

National Semiconductor		
1351 S Sunset St. Longmont, CO 80501		
File	SC3200 Reference Schematics	
Size	Document Number	Rev
C	STANDARD PCI SLOT	1.0
Date	Thursday, May 01, 2003	Sheet 15 of 21

MINI PCI SLOT:

DESIGN NOTE: Use Mini-PCI slot shown on this sheet -OR- standard PCI slot shown on previous sheet, but NOT BOTH.

MiniPCI TYPE III CONNECTOR




NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501

The Light & Sound of Information

File	SC3200 Reference Schematics	Rev	1.0
Size	Document Number	MINI PCI SLOT	
Date	Thursday, May 01, 2003	Sheet	16 of 21

AUDIO: AC'97 CODEC, AUDIO AMPLIFIERS, LINE INPUT, LINE OUTPUT CONNECTORS




NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501

The Light & Speed of Information

File	SC3200 Reference Schematics	Rev	1.0
Size	Document Number		
Part	AUDIO		
Date	Thursday, May 01, 2003	Sheet	17 of 21


SMART CARD: SMART CARD INTERFACE AND CONNECTOR



DESIGN NOTE: The SOUT1 to RXD translator is not necessary, but left in because the 74CX125 is a dual part and the other gate is available. The TXD to SIN2 translator is required because the CPU is not 5V tolerant.

NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501



The Light & Speed of Information


File	SC3200 Reference Schematics	Rev	1.0
Size	Document Number	SMART_CARD	
Date	Thursday, May 01, 2003	Sheet	18 of 21

LPC SUPERIO:


Floppy port, Serial ports 1 and 2, Parallel port, Keyboard and Mouse ports.

DESIGN NOTE: See the PC87364 datasheet for information on straps. The following pins function as straps. With no pull-up strap on these pins, they default to the functions listed below.


- Pin 101, BADDR: Sets the Index-Data pair to 2Eh, 2Fh.
- Pin 99, PSLDC0 and Pin 107, PSLDC1: Sets Pins 33-35 and 37 function as PWBOUT#, PS0N, PWBIN#, and SLPS3# respectively.
- Pin 109, PS0NPOL: Sets PS0N to active low with open-drain output.



KEYBOARD




SERIAL PORT 1



SERIAL PORT 2

Parallel Port signals from SuperIO




Parallel Port signals.

FLOPPY DRIVE PORT

Serial port 1 and 2 signals.

PARALLEL PORT



In order to minimize the crosstalk in PCP mode, the termination circuits shown above are recommended. Place all termination circuits close to the connector to avoid EMI.

NATIONAL CONFIDENTIAL


National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501

National Semiconductor
 The Light & Speed of Information

File: SC3200 Reference Schematics
 Size: Document Number: LPC_SUPERIO
 Date: Thursday, May 01, 2003 Sheet: 19 of 21

VIP HEADER


VIP HEADER



NATIONAL CONFIDENTIAL

SYSTEM POWER: DC-DC CONVERTERS, POWER SEQUENCING, CORE VOLTAGE SETTING

DESIGN NOTE: This schematic shows power supply circuits based on a regulated +12V DC, +/-10% DC voltage input. Make sure the power requirements for the supply are adequate for the specified load currents. In the design shown, the power requirements are:
 VCORE = 1.8V @ 2A Max = 3.6W max
 VCC3.3V = 3.3V @ 1.5A Max = 5W max
 VCC5V = 5.0V @ 1A max = 5W
 Total 13.6W @ 80% efficiency typical = 17W supply
 Therefore, the recommended power supply should be +12V @ 2A.




DESIGN NOTE: See the SC3200_03 Sheet for power supply connections to the SC3200. The relation to net names and SC3200 supply names are:

SC3200 Supply	Connects to (This Sheet)
VCORE	VCORE
VIO	VCC3.3V
VSB	+3VALWAYS
VSBL	VCOREALWAYS
VSS	GND SYMBOL

CAUTION! : VCOREALWAYS AND VCORE MUST BE SET TO THE SAME VOLTAGE.

VCORE & 3.3VALWAYS (VSB) VOLTAGE REGULATOR



DESIGN NOTES FOR THE LM2642:

DESIGN NOTE: For always on operation, the On/Off inputs to devices (currently shown connected to PWR_ON) should be connected to a Pull-up. Additionally, the VCOREALWAYS regulator and VCC3.3V switch may be removed, and VCORE = VCOREALWAYS, and VCC3.3V = +3VALWAYS

DESIGN NOTE: When VCORE is shut off, there is 500 ohms between VCORE and ground.


DESIGN NOTE: The values selected in this design are for the following conditions:
 1) VCORE = 1.8V, 1.5A typical, 2.0A Max
 2) +3VALWAYS = VCC3.3V = 3.3V, 1.0A typical, 1.5A Max

DESIGN NOTE: The time from PWR_ON asserted high, to VCORE and +3VALWAYS brought up is about 10 mSec. The start-up delay in the VCC3.3V switch (FDC6331L) attempts to match this delay.

DESIGN NOTE: LM2642 pins KS1, KS2, RSNS1, RSNS2 are sense lines. They should connect to the FET's using SEPARATE traces of minimal width.


VCC3.3V (VIO) SWITCH

DESIGN NOTE: The Fairchild FDC6331L is a switch that controls the main VCC3.3V rail. The switch allows shutoff during power management events such as Save-to-RAM. The R's and C's in the circuit control a start-up delay so the VCC3.3V rail comes up at the same time as the VCORE rail. They also limit the start-up current spike. See the FDC6331L datasheet and application note AN1030 to set the values. The values shown below provide approximately 10 mSec delay between the Input (VCC3VALWAYS) and the Output (VCC3.3V)




VCC5V REGULATOR

DESIGN NOTE: This example circuit can support up to 3 USB low-power devices plus audio. Another typical use is USB, one IDE drive, and audio. Use the LM2676 if >1A is required.



VCOREALWAYS (VSBL) REGULATOR

DESIGN NOTE: The LP2985LV-1.8 is a fixed 1.8V regulator. It is also available in 1.5V and 2.0V. There are a variety of other low-cost fixed output voltage regulators for VCOREALWAYS. The current requirement for VCOREALWAYS is 2mA max at 25 C. IMPORTANT: VCORE and VCOREALWAYS MUST be set to the same value.



NATIONAL CONFIDENTIAL

National Semiconductor
 1351 S Sunset St.
 Longmont, CO 80501

File: SC3200 Reference Schematics
 Size: Document Number: SYSTEM POWER
 Date: Thursday, May 01, 2003 Sheet: 21 of 21 Rev: 1.0

© 2003 Advanced Micro Devices, Inc. All rights reserved.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.



www.amd.com

One AMD Place
P.O. Box 3453,
Sunnyvale, CA 94088-3453 USA
Tel: 408-732-2400 or 800-538-8450
TWX: 910-339-9280
TELEX: 34-6306

TECHNICAL SUPPORT

USA & Canada: 800-222-9323 or 408-749-5703
USA & Canada: PC Microprocessor: 408-749-3060
USA & Canada Email: pcs.support@amd.com

Latin America Email: spanish.support@amd.com
Argentina: 001-800-200-1111, after tone 800-859-4478
Chile: 800-532-853
Mexico: 95-800-222-9323

Europe & UK: +44-0-1276-803299
Fax: +44-0-1276-803298
France: 0800-908-621
Germany: +49-89-450-53199
Italy: 800-877224
Europe Email: euro.tech@amd.com

Far East Fax: 852-2956-0588
Japan Fax: 81-3-3346-7848

TRADEMARKS

AMD, the AMD Arrow logo, and combinations thereof, and Geode are trademarks of Advanced Micro Devices, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
