

CONFIDENTIAL

HDT6 Overview

December 2004

Who Am I:



CONFIDENTIAL

Name: David "T" hanairongroj

Group: Global Services


Background:

- Worked in SRD developing Windows application drivers for 5+ years
- Recently moved to new group and beginning to embark into world of BIOS and assisting customers with system software questions.

Board Development Timeline



CONFIDENTIAL



- **Introduction to HDT**
- **Hardware Requirements**
- **HDT Protocol/Internals**
- **Exploring the Work Area**
- **HDT Features**
- **Practical HDT
Scenarios/Examples**
- **Q&A**

- HDT – **AMD Hardware Debug Tool**
- HDT 2
 - A dialog based Windows application
 - Target AMD's 6th and 7th generation processors using Telepath
- HDT 3
 - An MDI based Windows application
 - Targets 7th generation uni-processor (UP) using Raven only
- HDT 4/5 (5 for rev E processors only)
 - An MDI based Windows application
 - Target 7th generation UP and 8th generation multi-processor (MP) using Raven/HDT MP Adapter (Sprocket)
 - First released Jan 2002 to support 8th generation processor bring-up
- HDT 6
 - A Microsoft .NET framework based Windows application
 - Targets 7th generation UP thru 8th generation multiple node and core platform
 - Released Nov 2004 under NDA to support multi-core bring-up

Introduction: What HDT is?



CONFIDENTIAL

- HDT is AMD's Hardware Debug Tool.
- HDT supports both single and multiple processors (also supports dual core processors)
- HDT allows a user to access and debug the internal state of the AMD Opteron™, AMD Athlon™ 64, AMD Athlon and AMD Sempron™ processors.
 - Knowledge of the AMD Athlon & Opteron™ processor micro architecture and the *AMD's BIOS and Kernel Developers Guide* are essential.
- The HDT tool is used to examine processor registers, memory, cache contents, with additional features to set breakpoints, disassemble code, etc..
- Communication based on the JTAG standard / IEEE 1149.1
- In addition to the standard JTAG commands HDT incorporates a number of proprietary commands.

- HDT CANNOT debug a dead processor
 - System must have clocks and begin some type of code execution
 - HDT microcode must work
- HDT is NOT a logic analyzer, especially for the lower subsystem buses
- HDT is NOT a kernel debugger
 - HDT is a target – host debugger. It debugs target images at host. The target state halts when entering HDT mode
 - Cannot load symbols or view source code (e.g. windbg) yet
- HDT is NOT a performance analyzer tool
- HDT is NOT psychic
 - The user must know what state the processor is in and is responsible for all actions

- AMD Internal Users
 - Hardware Debug Engineers: platform debug team
 - BIOS Engineers
 - System characterization
 - Software Developers: Diagnostics, Special Tools, Drivers (SRD)
- External Users
 - BIOS/Chipset vendors (desktop, mobile, server, supercomputer, etc.)
 - System ODM and OEM
 - Kernel/OS developers (Microsoft, Suse, etc.)
 - NDA agreement is required to use AMD HDT

- Introduction to HDT
- **Hardware Requirements**
- HDT Protocol/Internals
- Exploring the Work Area
- HDT Features
- Practical HDT
Scenarios/Examples
- Q&A

HW Requirements: System Setup



CONFIDENTIAL

Host System
(HDT Software)



HDT Hardware
Adapter (Raven) –
JTAG Emulator



Target System -
(TAP interface to
JTAG Engine)



HW Requirements: System Setup




CONFIDENTIAL

Host System
(HDT Software)



HDT Hardware
Adapter (Possum) –
JTAG Emulator



Target System -
(TAP interface to
JTAG Engine)



- Operating System

- Microsoft® Windows® 2000 with SP2 or Windows XP Professional, and Microsoft .NET framework

- Memory

- 256 Mbytes or greater

- Disk Space

- 100 Mbytes free space for installation. Additional space is used during operations for features that collect large amounts of data.

- Ports

- If using a Macraigor Raven, setup parallel port to be Enhanced Parallel Port (EPP). No other devices can be used on the parallel port when using HDT.
- If using a USB HDT Adapter, use a USB 1.1 or USB 2.0 (recommended) port.

- Graphics/Monitor

- 1024 x 768 true color at a minimum

- Processor

- Any AMD Opteron™, AMD Athlon™ 64, AMD Athlon™, or AMD Sempron™ processors.

- TAP Connector

- HDT Header

- Percussion Card

- Required if target system is based on the Melody platform

- Uni-Processor Test System

- Macraigor Raven
- AMD USB HDT Adapter
 - The adapter is used for AMD Opteron™ and AMD Athlon™ 64 processors ONLY and will not work for previous generations (e.g. AMD Athlon, AMD Duron™, etc.)
 - HDT version 6 or greater is required to use the USB HDT Adapter
 - USB 2.0 is recommended, but USB 1.1 will work at very low speeds.

- Multi-Processor Test System

- Macraigor Raven & AMD MP Hardware Adapter (Sprocket)
- AMD USB HDT Adapter

- **Knowledge of:**

- **AMD64 Technology**
- **Eight Generation Architecture, BIOS, MSRs, etc.**
- **HyperTransport™ Technology**
- **Test Access Port (TAP) & JTAG (IEEE 1149.1) standards**
 - NOT required
 - However, it will provide the user with behind the scenes insight into how the HDT software accomplishes feature tasks

AMD HDT Uni-Processor Adapter Kit



© 2002 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.

AMD

AMD
www.amd.com

HDT Multi-Processor Adapter Kit



© 2002 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.

HW Requirements: HDT Kit



CONFIDENTIAL

AMD

HDT Kit

AMD
www.amd.com



© 2002 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.

HW Requirements: HDT USB Adapter Kit (Possum)



CONFIDENTIAL



HW Requirements: HDT USB Adapter



CONFIDENTIAL



HW Requirements: Debug Header Overview




CONFIDENTIAL

- The HDT header enables the “Hardware Debug Tool” to be connected to the processor.
- The HDT header is a 26 pin surface mount connector (versus the 16 pin through hole header found on 7th Generation family motherboards.)
- All 8th Generation motherboard designs are required to provide the site for the connector, especially for **a multi-processor motherboard**.
- The HDT connector is populated only for a system for which HDT will be used. (The surface mount part has a minimal impact on landscape usage.)
- All signals are low frequency; however, it is recommended that the placement be kept to within 3 inches of the processor and routed to shortest length.

HW Requirements: Debug Headers on Serenade (*HDT and MP HDT Headers*)

CONFIDENTIAL



HW Requirements: Debug Headers on AMD USB HDT Adapter (Possum)



CONFIDENTIAL


*Connect this
port to PCB
HDT header*



HDT



MP_HDT



*Connect this
port to PCB MP
HDT header
only if
debugging a
MP target*




USB_CONN



HDT_CONN



SCAN_CONN



HW Requirements: Target System HDT Header - Mechanical



CONFIDENTIAL

• Samtec 6820007

Samtec 6820008

ASP-68200-03

REVISION

3	REV	C GRANTZ
2	REV	ECN 1072
1	REV	7/12/2001

DESIGNED BY: _____

NOT RELEASED FOR PRODUCTION





USE FOR GRADING, PRELIMINARY DESIGN, PROTOTYPING AND INFORMATIONAL PURPOSES ONLY

THIS DESIGN HAS NOT BEEN APPROVED BY ENGINEERING. DO NOT DISTRIBUTE THIS PRINT

DATE: _____
 COMPANY: _____
 CUSTOMER SIGNATURE: _____
 PRINTED NAME: _____
 PHONE No: _____
 FAX No: _____

ACCEPTANCE OF DRAWING
 ACCEPTED WITH DEVIATIONS LISTED

- NOTES:
1. USE ASP-81776-01 INSULATOR WITH OVERSIZED CORE IN POSITION 2A.
 2. SHEAR TAILS TO DIMENSION SHOWN.
 3. MEASURE AT BEND RADIUS, NOT AT END OF PIN.
 4. Ø REPRESENTS A CRITICAL DIMENSION.
 5. MINIMUM PUSH-OUT FORCE: 1lb.
 6. .010 MAX CUT FLASH.
 7. PARTS TO BE PACKAGED IN TAPE AND REEL.



ITEM NO.	PART NUMBER	QUANTITY	MATERIAL
1	ASP-81776-01	1,000	VECTRA E190L, COLOR: NATURAL
2	T-1S15-03-F	26,000	PHOS BRONZE, 510 SPRING TEMPER
3	PPP-48	1,000	VECTRA E130, COLOR: BLACK
4	CT-ASP T & R	1,000	

UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES. TOLERANCES ARE:
 DECIMALS .010
 FRACTIONS .005
 ANGLES 2°

PROPRIETARY NOTE
 THIS DOCUMENT CONTAINS INFORMATION CONFIDENTIAL AND PROPRIETARY TO SAMTEC, INC. AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF SAMTEC, INC.

SAMTEC
 520 Park East Blvd., New Albany, IN 47151
 Phone (317) 944-6732 Fax (317) 948-5047
 e-Mail: INFO@SAMTEC.COM CODE: 55322

PLATING:
 CONTACT AREA: .00050 GOLD OVER .00050 NICKEL
 REMAINING: .00050 REF TIN OVER .00050 NICKEL



DESCRIPTION: .050 x .050 DUAL VERTICAL TERMINAL STRIP
 DWG. NO. ASP-68200-03

BY: BRYANT 7/12/2001 SHEET 1 OF 1

PLDWG:ENVA:ASP:68200:6820008.DWG

- Introduction to HDT
- Hardware Requirements
- **HDT Protocol/Internals**
- Exploring the Work Area
- HDT Features
- Practical HDT
Scenarios/Examples
- Q&A

- AMD HDT Mode Is:

CONFIDENTIAL


- A special debug operating mode that is powered by the AMD microcode JTAG engine (through TAP)
 - Test Access Port (TAP) is a part of processor access pins, which is designed for HDT communication
 - TAP provides a back door access directly to processor core. The internal info of system can be accessed without other component involved
- Under HDT Mode:
 - 1. Target processor halts to stop all instructions, stack, and registers except for JTAG engine and Time Stamp Counter**
 - 2. Target can then be driven and/or overwritten by HDT software on host system via JTAG engine.**

- How To Set Processor In HDT Mode.
 - 1) DBReq: Debug Mode Request
 - A DBReq pin on the processor. Assert it (logical high) to TRY and set in HDT Mode
 - Deassert DBReq to resume DBReq state for next request
 - 2) Redirection: Redirect #DB Exception to HDT Mode
 - HDT_CFG.Redir can set target to HDT mode if #DB occurs (e.g. hitting a breakpoint)
- How To Know If In HDT Mode.
 - **DBRdy**: Debug Mode Ready State
 - DBRdy pin on processor indicates whether target is in HDT Mode.
 - DBRdy differs from DBReq. DBReq does not have to result in DBRdy
 - HDT functions can only work if and only if DBRdy is HIGH

Enter HDT via DBReq Assertion




CONFIDENTIAL



Enter HDT via Redirecting #DB



CONFIDENTIAL



HDT On
EXIT HDT
EXIT F1P
EXIT RES
HDT RESET
HDT INIT
HDT SMI
HDT RSM
SET DBRd
SET DBRd
DBRd RST
SING STEP
STEP TFER
FLUSH CRCH
FLUSH TLB
RESET TRP
DBRd JSRT
DBRd DSRT
DB REQ
DB RDV
POLL DBRd
REFRE ALL

Enter HDT debug mode

Feature Explorer

- + APIC
- + BTHB Debuggers
- + Data Cache Arrays
- + Debug Utilities
- + Download Tools
- + HyperTransport™ Te...
- + I/O Ports
- + Instruction Cache Arr...
- + JTAG Instructions
- + L2 Cache Arrays
- + Memory Debuggers
- + PCI Configuration
- + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

Press "HDT On" to request to get into HDT Mode

- Stackless Initialization – HDT is most efficient tool to debug the process
 - HyperTransport™ Initialization
 - Initialize routing tables for HT links – coherent and non-coherent (HyperTransport™ Trace)
 - Initialize APIC (APIC features)
 - Cache Initialization (Cache Array features)
 - Processor Register default value loading (Processor Registers, such as CPU, MSR registers, etc)
 - Pre-initialize CPU/Chipset to get chipset basic functions
- Initialization of DRAM controller
 - Set MTRR, etc (Processor Register features, Memory Dump, Disassembly, etc)
 - Shadow BIOS code into DRAM
 - Copy BIOS code into target DRAM and set the buffer readonly (Memory type, MTRR registers, Memory Dump, Disassembly, etc)

HDT in 8th Generation BIOS Boot-up (cont)



CONFIDENTIAL

- Initialization of ACPI (SMM functions TBD)
- APIC Setup
 - Set MP tables (APIC and PCI features)
- PCI Emulates PCI devices and allocate resources
 - Initialize boot devices (PCI features, IO Access, Breakpoint, Disassembly, etc)
 - Video device is a must
 - Drives – Floppy, CD ROM, HD, etc
- Keyboard initialization
- Setup MP tables
- Memory test
- CPU speed setup
- BIOS Setup page
- Search boot device
- Load 1st 512 bytes to setup MP table, ACPI, etc in right locations where Kernel can use them

- HDT Commands are a special set of JTAG instructions
 - Resume target program
 - Single Step target program
 - Access IO port
 - Access target GPR
 - Access target MSR
 - Access target memory

DBReq and DBRdy are NOT HDT commands (actual signals to/from processor).


- See Section 12.2.5 of *BIOS and Kernel Developer's Guide for the AMD Athlon™ 64 and AMD Opteron™ Processors (Pub 26094 Rev. 3.23)* for HDT command details

- A daisy chain technique used to connect multiple processors on target
 - Each processor employs a AMD HyperTransport™ node. In HDT 6, the terminology “node” is used to refer to processor (socket)
 - A JTAG scan in/out can be daisy-chained. Each JTAG instruction length can be multiplied by the number of processors. MP will execute the instruction simultaneously.
 - A special device, Sprocket, has been used in HDT MP Adapter and HDT USB Adapter to perform 8th generation MP access for HDT.
- However, DBReq/DBRdy can not be daisy-chained because they are not HDT commands (actual signals to/from processor)

- What Sprocket does
 - The Sprocket logic has been included in AMD USB HDT connector. The HDT MP adapter performs Sprocket function when using Raven as connector.
 - Allows connections from Sprocket to the target system to be accomplished with inexpensive IDC ribbon cables:
 - one target-side header for connection to a standard 8th generation HDT header (HDT commands sent).
 - one target-side header for connection to the additional DBREQ/DBRDY pairs of a MP system.
 - Provides the ability to arbitrarily execute HDT commands on any one of the daisy-chained processors. Able to set other processors in bypass state.
 - Provides a means of asserting the DBREQ and reading the DBRDY pins of any of up to eight processors.
 - Allow HDT software to detect the number of CPUs in the JTAG chain.
 - Detect redirected #DB assertion from one of MP processors, and set DBReg assert to all processors.
 - Detect target reset occurrence (**only if Possum is used**).

How HDT works for MP (cont.)

- Use “HDT USB Adapter”, which is coded as “Possum”. It supports up to 8 processors.




- Introduction to HDT
- Hardware Requirements
- HDT Protocol/Internals
- **Exploring the Work Area**
- HDT Features
- Practical HDT
Scenarios/Examples
- Q&A

Topics:

1. Verifying Connectivity
2. The HDT Layout
3. HDT Toolbars
4. Working With Panels

1) Verifying Connectivity



Can still press "Yes" and navigate through HDT Software



HDT Communication Error

 Communication error between HDT and target computer. Do you want to continue with invalid data?



- Feature Explorer
- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Te
- I/O Ports
- Instruction Cache Arr
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Registers
 - Debug Registers
 - FPU Registers
 - Last Branch Reg
 - MCA Registers
 - Model Specific R
 - MTRR Registers
 - Performance Reg
 - Program Register
 - Segment Register
 - Single MSR
 - SSE Registers
 - TR & SMM Regis

Status Info

Node	CPU Name	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_A0/1-sh-claw-754	0	1	1	Invalid Operating Mode	BSP	B0	576	<input type="checkbox"/> Auto Refresh

CPU Registers 1

Name	Value
rAX	FFFFFFFFFFFFFFFF
rBX	FFFFFFFFFFFFFFFF
rCX	FFFFFFFFFFFFFFFF
rDX	FFFFFFFFFFFFFFFF
rSP	FFFFFFFFFFFFFFFF
rBP	FFFFFFFFFFFFFFFF
rSI	FFFFFFFFFFFFFFFF
rDI	FFFFFFFFFFFFFFFF
rFLAG	FFFFFFFFFFFFFFFF
rIP	FFFFFFFFFFFFFFFF
CR0	FFFFFFFF
CR2	FFFFFFFFFFFFFFFF
CR3	FFFFFFFFFFFFFFFF
CR4	FFFFFFFF
CR8	FFFFFFFF
R8	FFFFFFFFFFFFFFFF
R9	FFFFFFFFFFFFFFFF
R10	FFFFFFFFFFFFFFFF
R11	FFFFFFFFFFFFFFFF
R12	FFFFFFFFFFFFFFFF
R13	FFFFFFFFFFFFFFFF
R14	FFFFFFFFFFFFFFFF
R15	FFFFFFFFFFFFFFFF

If NOT in "HDT Mode", press "Refresh" and user will see INVALID data



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Te...
 - I/O Ports
 - Instruction Cache Arr
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Regs
 - Debug Registers
 - FPU Registers
 - Last Branch Reg
 - MCA Registers
 - Model Specific R
 - MTRR Registers
 - Performance Reg
 - Program Register
 - Segment Register
 - SEM Registers
 - Single MSR
 - SSE Registers
 - TR & SMM Regis

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

CPU Registers 1

Name	Value
rAX	00000000FFDFFC50
rBX	00000000FFDFF000
rCX	000000000001E66C
rDX	00000000F3E93102
rSP	0000000080539544
rBP	0000000080539550
rSI	0000000080541DA0
rDI	0000000080542000
rFLAG	0000000000000213
rIP	00000000806B2FAA
CR0	8001003B
CR2	00000000BF8B08CF
CR3	0000000000039000
CR4	000006D9
CR8	00000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000
R12	0000000000000000
R13	0000000000000000
R14	0000000000000000
R15	0000000000000000

If in "HDT Mode", press "Refresh" and user will see VALID data



Node 0 Core 0 Refresh Wr Chgs Wr All

HOT ON
EXIT HDT
EXIT FIP
EXIT RES
HDT RES
HDT INIT
HDT SPI
HDT RSM
SET LBR
SET RPS
DSB BIST
SING STEP
STEP TRF
FLUSH CORE
FLUSH TLB
RESET TRP
DBRQ INIT
DBRQ DSRT
DB REQ
DB RDY
POLL DBRQ
REFRE ALL
CONG
LOAD
RUN
REG ON
REG OFF

Feature Resume operation at current state

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Te
- I/O Ports
- Instruction Cache Arr
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

CPU Registers 1

Name	Value
rAX	00000000FFDFFC58
rBX	00000000FFDFF000
rCX	000000000001E66C
rDX	00000000F3E93102
rSP	0000000080539544
rBP	0000000080539550
rSI	0000000080541DA0
rDI	0000000080542000
rFLAG	0000000000000213
rIP	00000000806B2FAA
CR0	8001003B
CR2	00000000BF8B08CF
CR3	0000000000039000
CR4	000006D9
CR8	00000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000
R12	0000000000000000
R13	0000000000000000
R14	0000000000000000
R15	0000000000000000

Several "EXIT" options available to leave "HDT Mode"



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Te...
 - I/O Ports
 - Instruction Cache Arr...
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Regs
 - Debug Registers
 - FPU Registers
 - Last Branch Reg
 - MCA Registers
 - Model Specific R...
 - MTRR Registers
 - Performance Reg
 - Program Register
 - Segment Register
 - SEM Registers
 - Single MSR
 - SSE Registers
 - TR & SMM Regis...

Status Info

Node	CPU Name	DBRdy	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input type="checkbox"/> Auto Refresh


CPU Registers 1


Name	Value
rAX	00000000FFDFFC50
rBX	00000000FFDFF000
rCX	000000000001E66C
rDX	00000000F3E93102
rSP	0000000080539544
rBP	0000000080539550
rSI	0000000080541DA0
rDI	0000000080542000
rFLAG	0000000000000213
rIP	00000000806B2FAA
CR0	80010000
CR2	0000000000000000
CR3	0000000000000000
CR4	0000000000000000
CR8	0000000000000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000
R12	0000000000000000
R13	0000000000000000
R14	0000000000000000
R15	0000000000000000

If user had good communication/connection and Exited "HDT Mode", pressed "Refresh" button, fields are color-coded to indicate that not in "HDT Mode"

Node 0 Core 0 Refresh Wr Chgs Wr All

2) The HDT Layout





1) Menu Bar

2) Toolbar

3) Status Info

4) Work Area

5) Feature Explorer

6) Script Console

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB States	L2 Size
0	SH_B0/2-claw-754	0	0	1					

CPU Registers 1

Name	Value
rAX	00000000FFDFFC50
rBX	00000000FFDFF000
rCX	000000000008559D
rDX	00000000F3460102
rSP	0000000080539544
rBP	0000000080539550
rSI	0000000080541DA0
rDI	0000000080542000
rFLAG	0000000000000213
rIP	00000000806B2FAA
CR0	8001003B
CR2	00000000017A000
CR3	0000000000039000
CR4	000006D9
CR8	00000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000

Node 0 Core 0 Refresh Wr Chgs Wr All

Script Console

Console History
>

- Menu Bar Area: provides access to basic functions.
 - The definition is similar to standard Windows® application
 - but **Features** and **HDT** menu bars define special HDT functions
- Toolbar Area: provides shortcut accesses to HDT functions.
- Status Info: provides overall target status, such as the number of Nodes, Cores, DBRdy, DBReq, etc.
- Working Area: contains HDT feature windows. The feature windows can be docked and floated.

- Node Selector: a selection box allowing the user to select the node (processor/socket) on a MP target to access.
- Core Selector: a selection box allowing the user to select the core within a node to access.
- Feature Explorer: shows the HDT features available. Double click on any feature to open that feature window in the Working Area.
- Script Console: a special command console that can accept HDT/Perl script commands and perform text display.

Exploring the HDT Work Area: Status Info



CONFIDENTIAL

- Basic status: info shown without being in HDT Mode. Updates automatically when DBRdy/DBReq changes.

The screenshot shows a window titled "Status Info" with a table of system parameters. The table has 10 columns: Node, CPU Name, DBReq, Core, DBRdy, SMM, Operating Mode, BSP/AP, #DB Status, and L2 Size. The data row shows Node 0, CPU Name SH_CO/1/4-claw-754, DBReq 0, Core 0, DBRdy 1, SMM (empty), Operating Mode (empty), BSP/AP (empty), #DB Status (empty), and L2 Size (empty). To the right of the table are a "Refresh" button and an "Auto Refresh" checkbox.

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_CO/1/4-claw-754	0	0	1					

- Advanced status: info is shown only if accessing HDT command. Updates by clicking the *Refresh* button in Status Info area or selecting the option *Auto Refresh*.

The screenshot shows the same "Status Info" window, but with updated data. The "Operating Mode" is now "Long 64-bit Mode", "BSP/AP" is "BSP", and "#DB Status" is "DBReq". The "L2 Size" is now "1024". The "Auto Refresh" checkbox is now checked.

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_CO/1/4-claw-754	0	0	1	0	Long 64-bit Mode	BSP	DBReq	1024

3) HDT Toolbars

File Edit View Features HDT Windows Help

- Open Ctrl+O
- Rename... F2
- Save Ctrl+S
- Save As...
- Print Ctrl+P
- Print Preview
- Open Layout Ctrl+L
- Save Layout As
- Save Layout and Feature Data
- Recent Layouts
- Exit Alt+F4

Debugging toolbar with buttons: SING STEP, STEP OVER, FLUSH CACHE, FLUSH TLB, RESET TRAP, DBREQ ASRT, DBREQ DSRT, DB REQ, DB RDY, POLL DBRDY, REFRG ALL, CONTS, LOAD, RUN, REG ON, REG OFF.

CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
5H_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input type="checkbox"/> Auto Refresh


Toolbar - Similar to any Windows Application

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input type="checkbox"/> Auto Refresh


- ◆ BTHB Debuggers
- ◆ Data Cache Arrays
- ◆ Debug Utilities
- ◆ Download Tools
- ◆ HyperTransport™ Technology
- ◆ I/O Ports
- ◆ Instruction Cache Arrays
- ◆ JTAG Instructions
- ◆ L2 Cache Arrays
- ◆ Memory Debuggers
- ◆ PCI Configuration
- ◆ Processor Registers

Console | History

```
>
```




How to Toggle "Status Info" and "Script Console" ON and OFF




An alternate way to view "Features" instead of through "Feature Explorer"

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

An alternate way to view "Commands" instead of through "Toolbar"



HDT is very customizable, allowing users to change interface to own preference



- Feature Explorer
- + ◆ APIC
 - + ◆ BTHB Debuggers
 - + ◆ Data Cache Arrays
 - + ◆ Debug Utilities
 - + ◆ Download Tools
 - + ◆ HyperTransport™ Technology
 - + ◆ I/O Ports
 - + ◆ Instruction Cache Arrays
 - + ◆ JTAG Instructions
 - + ◆ L2 Cache Arrays
 - + ◆ Memory Debuggers
 - + ◆ PCI Configuration
 - + ◆ Processor Registers

Property Page

- ◆ General
- ◆ APIC
 - ◆ I/O APIC Locator
 - ◆ IO APIC Registers
 - ◆ Local APIC Registers
- ◆ BTHB Debuggers
- ◆ Data Cache Arrays
- ◆ Debug Utilities
- ◆ Download Tools
- ◆ HyperTransport™ Technology
- ◆ Instruction Cache Arrays
- ◆ JTAG Instructions
- ◆ Memory Debuggers
- ◆ PCI Configuration
- ◆ Processor Registers


Name	Value
Open with Node	0
Open with Core	0
Refresh sync with Single Step	<input type="checkbox"/>
Refresh sync with HDT On	<input type="checkbox"/>
Refresh sync with HDT Off	<input type="checkbox"/>

Default Apply OK Cancel

Script Console

Console History

```
>
```

If "Restore Layout" checked, current Work Area configuration will be saved and restored the next time user starts HDT Software



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

About...



AMD HDT (AMD Confidential)

AMD HDT Version: 6.0.812.26446

October 01, 2004

JTAG Framework Version: 000103182377800d

Grid Control Version: 2.0.5.1

Suite Tools Version: 2.0.5.1

Shared Control Version: 2.0.5.1

USB 2.0

[Legal Agreement](#)

Copyright: © 2003–2004 Advanced Micro Devices.
All rights reserved.

[Click here to report bug or enhancement](#)

Click on following link to send email to debug.tools@amd.com.



- Feature Explorer
- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Te
- I/O Ports
- Instruction Cache Arr
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

"Toolbar" can be dragged and moved to different area

Script Console

Console | History

```
>
```



Feature Explorer

- + APIC
- + BTHB Debuggers
- + Data Cache Arrays
- + Debug Utilities
- + Download Tools
- + HyperTransport™ Te...
- + I/O Ports
- + Instruction Cache Arr
- + L2 Cache Arrays
- + Memory Debuggers
- + PCI Configuration
- + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh



Script Console

Console | History

```
>
```



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Te
- I/O Ports
- Instruction Cache Arr
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

"Toolbar" can also be made floatable by dragging to desired location

Script Console

Console | History

>

- Feature Explorer
- + ◆ APIC
 - + ◆ BTHB Debuggers
 - + ◆ Data Cache Arrays
 - + ◆ Debug Utilities
 - + ◆ Download Tools
 - + ◆ HyperTransport™ Termination
 - + ◆ I/O Ports
 - + ◆ Instruction Cache Arrays
 - + ◆ JTAG Instructions
 - + ◆ L2 Cache Arrays
 - + ◆ Memory Debuggers
 - + ◆ PCI Configuration
 - + ◆ Processor Registers
-

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

← ScriptConso... ▾ ×

[Empty Script Console Area]

Script Console

Console | History

>

Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Te...
- I/O Ports
- Instruction Cache Arr...
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754				

Refresh Auto Refresh

HDT On Alt+F5
Exit HDT F5
Exit rIP
Exit HDT Resume
HDT Reset
HDT Init
HDT SMI
HDT RSM
Set LBR=1
Set BPS=0
Disable BIST
Single Step F8

DB Req Assert
DB Req DeAssert
Toggle DB Req
DBReady
PollDBReady
Refresh All
Reset Toolbar

Console History

"Commands" can be Added or Removed from "Toolbar"

Add or Remove Buttons

HDTToolBar

Customize...

- Feature Explorer
- + ◆ APIC
 - + ◆ BTHB Debuggers
 - + ◆ Data Cache Arrays
 - + ◆ Debug Utilities
 - + ◆ Download Tools
 - + ◆ HyperTransport™ Termination
 - + ◆ I/O Ports
 - + ◆ Instruction Cache Arrays
 - + ◆ JTAG Instructions
 - + ◆ L2 Cache Arrays
 - + ◆ Memory Debuggers
 - + ◆ PCI Configuration
 - + ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

ScriptConso... X

Add or Remove Buttons

- HDTToolBar
 - Customize...

Script Console History

```
>
```

- Feature Explorer
- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Te...
- I/O Ports
- Instruction Cache Arr...
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

ScriptConso... [X]

EDNS LOAD RUN REC REC

Customize [X]

Toolbars Commands Options

Toolbars:

- MainMenuBar
- HDTToolBar
- ScriptConsoleToolBar

New Delete Reset

Close

User can TURN ON/OFF Toolbars through "Customize"

- Feature Explorer
- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Te...
- I/O Ports
- Instruction Cache Arr...
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

ScriptConso... X

EDNS LOAD RUN REC OFF

Customize X

Toolbars Commands Options

Toolbars:

- MainMenuBar
- HDTToolBar
- ScriptConsoleToolbar

New Delete Reset

Close



Un-checking removes specified "Toolbar"

- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Te...
 - I/O Ports
 - Instruction Cache Arr...
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2
0	SH_B0/2-claw-754	0	0	1					

ScriptConsoleToolBar

HDTToolBar

Customize...

As a shortcut, user can Right-Click and customize "Toolbars"

Script Console

Console | History

```
>
```

4) Working With Panels



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Reg...

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_00/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input type="checkbox"/> Auto Refresh

**Panels can be moved and rearranged to desired location.
"Push Pin" minimizes (horizontal pin) and maximizes (vertical pin) panel**

Script Console


Console | History

>

- Feature Explorer
- + ◆ APIC
 - + ◆ BTHB Debuggers
 - + ◆ Data Cache Arrays
 - + ◆ Debug Utilities
 - + ◆ Download Tools
 - + ◆ HyperTransport™ Technology
 - + ◆ I/O Ports
 - + ◆ Instruction Cache Arrays
 - + ◆ JTAG Instructions
 - + ◆ L2 Cache Arrays
 - + ◆ Memory Debuggers
 - + ◆ PCI Configuration
 - + ◆ Processor Registers

Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
	0	n/a	n/a	n/a	n/a	n/a	<input type="checkbox"/> Auto Refresh

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input type="checkbox"/> Auto Refresh



```
>
```

- Feature Explorer
- + ◆ APIC
 - + ◆ BTHB Debuggers
 - + ◆ Data Cache Arrays
 - + ◆ Debug Utilities
 - + ◆ Download Tools
 - + ◆ HyperTransport™ Technology
 - + ◆ I/O Ports
 - + ◆ Instruction Cache Arrays
 - + ◆ JTAG Instructions
 - + ◆ L2 Cache Arrays
 - + ◆ Memory Debuggers
 - + ◆ PCI Configuration
 - + ◆ Processor Registers

re	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
	0	n/a	n/a	n/a	n/a	n/a	<input type="checkbox"/> Auto Refresh

CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
H_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input type="checkbox"/> Auto Refresh

Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Context Menu:

- Dockable
- Floating
- Auto Hide

Script Console

Console | History

>

User can also Right-Click on panel to display and select settings

Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Registers
 - Debug Registers
 - FPU Registers
 - Last Branch Registers
 - MCA Registers
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SEM Registers
 - Single MSR
 - SSE Registers
 - TR & SMM Registers

Let us continue to explore how to manage "Work Area"

Script Console

Console | History

```
>
```



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache
- JTAG I
- L2 Cache Array
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Reg
 - Debug Reg
 - FPU Reg
 - Last Branch Reg
 - MCA Reg
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SEM Registers
 - Single MSR
 - SSE Registers
 - TR & SMM Registers

CPU Registers 1

Name	Value
rAX	
rBX	
rCX	
rDX	
rSP	
rBP	
rIP	
CR0	
CR2	
CR3	
CR4	
CR8	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	

Depending on user's platform, user can select which "Node" or "Core" to display specified information for

Node 0

Core 0

Refresh


Wr Chgs

Wr All

Script Console

Console History

>



**User can bring up MANY instances of same "Feature".
Each new feature will be auto-incremented and added as a new tab group**

Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg **Debug Registers**
 - FPU Reg FPU Registers
 - LB Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM SEM Registers
 - sgl MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM TR & SMM Registers

CPU Registers 1 **Debug Registers 1**


Name	Value
DR0	
DR0_Data_Match	
DR0_Data_Mask	
DR0_ADDR_MASK	
DR1	
DR2	
DR3	
DR6	
DR7	
DBGCTLMR	
DBGCTLMR2	
DebugStatus	
ExcpBP_RIP	
ExcpBP_RIP_MASK	
ExcpBP_Ctl	
McodeCtl	

Node 0 Core 0 Refresh Wr Chgs Wr All

Script Console

Console History

```
>
```



Each new "Feature" invoked will be added to CURRENT tab group, but can further be separated into its own group for better management.

CPU Registers 1 | Debug Registers 1 | **Performance Registers 1**


Name	Value
PERF_CTRL0	
PERF_CTRL1	
PERF_CTRL2	
PERF_CTRL3	
PERF_CTRL4	
PERF_CTRL5	
PERF_CTRL6	
PERF_CTRL7	
PERF_CTRL8	
PERF_CTRL9	
PERF_CTRL10	

Node 0 | Core 0 | Refresh | Wr Chgs | Wr All

Script Console

Console | History

```
>
```



At any time, user can Right-Click on a feature and create a new Horizontal/Vertical Tab Group, in addition to additional settings seen above.



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Regs
 - Debug Registers
 - FPU Regs
 - Last Branch Registers
 - MCA Regs
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SSE Registers
 - TR & SMM Registers

CPU Registers 1 Debug Registers 1

Name	Value
DR0	
DR0_Data_Match	
DR0_Data_Mask	
DR0_ADDR_MASK	
DR1	
DR2	
DR3	
DR6	
DR7	
DBGCTMSR	
DBGCTMSR2	
DebugStatus	
ExcpBP_RIP	
ExcpBP_RIP_MASK	
ExcpBP_Ctl	
McodeCtl	

Performance Registers 1

Name	Value
PERF_CTR0	
PERF_CTR1	
PERF_CTR2	
PERF_CTR3	
PERF_CTL0	
PERF_CTL1	
PERF_CTL2	
PERF_CTL3	
TSC	



Creating a NEW Vertical Group separates the specified feature into a new group

Script Console

Console History

```
>
```

- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Registers
 - Debug Registers
 - FPU Registers
 - Last Branch Registers
 - MCA Registers
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SSE Registers
 - TR & SMM Registers

CPU Registers 1		Debug Registers 1	
Name	Value	Name	Value
DR0			
DR0_Data_Match			
DR0_Data_Mask			
DR0_ADDR_MASK			
DR1			
DR2			
DR3			
DR6			
DR7			
DBGCTMSR			
DBGCTMSR2			
DebugStatus			
ExcpBP_RIP			
ExcpBP_RIP_MASK			
ExcpBP_Ctl			
McodeCtl			

Performance Registers 1	
Name	Value
PERF_CTR0	
PERF_CTR1	
PERF_CTR2	
PERF_CTR3	
PERF_CTL0	
PERF_CTL1	
PERF_CTL2	
PERF_CTL3	
TSC	

Context menu for Performance Registers 1:

- Dockable
- Floating
- Rename Performance Registers 1 F2
- Move Previous**

User may decide to revert back, and move this current/selected feature back to the previous group

Script Console

Console | History

```
>
```



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Registers
 - Debug Registers
 - FPU Registers
 - Last Branch Registers
 - MCA Registers
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SSE Registers
 - TR & SMM Registers

CPU Registers 1

Name	Value
DR0	
DR0_Data_Match	
DR0_Data_Mask	
DR0_ADDR_MASK	
DR1	
DR2	
DR3	
DR6	
DR7	
DBGCTLMR	
DBGCTLMR2	
DebugStatus	
ExcpBP_RIP	
ExcpBP_RIP_MASK	
ExcpBP_Ctl	
McodeCtl	

Context menu for 'Debug Registers 1':

- Dockable
- Floating
- Rename Debug Registers 1 F2
- New Horizontal Tab Group** (highlighted)
- New Vertical Tab Group

A different example of creating a NEW Horizontal Tab Group for this feature.

Script Console

Console | History

```
>
```



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Registers
 - Debug Registers
 - FPU Registers
 - Last Branch Registers
 - MCA Registers
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SEM Registers
 - Single MSR
 - SSE Registers
 - TR & SMM Registers

CPU Registers 1 Performance Registers 1

Name	Value
PERF_CTR0	
PERF_CTR1	
PERF_CTR2	
PERF_CTR3	
PERF_CTL0	
PERF_CTL1	
PERF_CTL2	
PERF_CTL3	
TSC	

Node 0 Core 0 Refresh Wr Chgs Wr All

Debug Registers 1

Name	Value
DR0	
DR0_Data_Match	
DR0_Data_Mask	
DR0_ADDR_MASK	
DR1	
DR2	
DR3	
DR6	
DR7	
DBGCTLMR	
DBGCTLMR2	

Node 0 Core 0 Refresh Wr Chgs Wr All

Now 2 Groups are created!

Script Console

Console History

```
>
```

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Registers
 - Debug Registers
 - FPU Registers
 - Last Branch Registers
 - MCA Registers
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SEM Registers
 - Single MSR
 - SSE Registers
 - TR & SMM P

CPU Registers 1 Performance Registers 1

Name	Value
PERF_CTR0	
PERF_CTR1	
PERF_CTR2	
PERF_CTR3	
PERF_CTL0	
PERF_CTL1	
PERF_CTL2	
PERF_CTL3	
TSC	

Node 0 Core 0 Refresh Wr Chgs Wr All

Debug Registers 1 Last Branch Registers 1

Name	Value
LastBranchFromIP	
LastBranchToIP	
LastIntFromIP	
LastIntToIP	

Wr Chgs Wr All

A NEW feature invoked will be added to the group that was previously highlighted.

Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LBR Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM TR & SMM Registers

CPU Registers 1 Performance Registers 1

Name	Value
PERF_CTR0	
PERF_CTR1	
PERF_CTR2	
PERF_CTR3	
PERF_CTL0	
PERF_CTL1	
PERF_CTL2	
PERF_CTL3	
TSC	

Node 0 Core 0 Refresh Wr Chgs Wr All

Debug Registers 1 Last Branch Registers 1

Name	Value
DR0	
DR0_Data_Match	
DR0_Data_Mask	
DR0_ADDR_MASK	
DR1	
DR2	
DR3	
DR6	
DR7	
DBGCTLMR	
DBGCTLMR2	

Node 0 Core 0 Refresh Wr Chgs Wr All

Script Console

Console History

```
>
```

Dockable

Floating

Rename Debug Registers 1 F2

Move Previous

New Horizontal Tab Group



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LB Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM TR & SMM Registers

CPU Registers 1 | Performance Registers 1 | **Debug Registers 1**

Name	Value
DR0	
DR0_Data_Match	
DR0_Data_Mask	
DR0_ADDR_MASK	
DR1	
DR2	
DR3	
DR6	
DR7	
DBGCTLMR	
DBGCTLMR2	

Node 0 | Core 0 | Refresh | Wr Chgs | Wr All

Last Branch Registers 1

Name	Value
LastBranchFromIP	
LastBranchToIP	
LastIntFromIP	
LastIntToIP	

Node 0 | Core 0 | Refresh | Wr Chgs | Wr All

Script Console

Console | History

```
>
```

- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Registers
 - Debug Registers
 - FPU Registers
 - Last Branch Registers
 - MCA Registers
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SEM Registers
 - Single MSR
 - SSE Registers
 - TR & SMM Registers

CPU Registers 1 | Performance Registers 1 | Debug Registers 1

Name	Value
DR0	
DR0_Data_Match	
DR0_Data_Mask	
DR0_ADDR_MASK	
DR1	
DR2	
DR3	
DR6	
DR7	
DBGCTLMR	
DBGCTLMR2	

Node 0 | Core 0 | Refresh | Wr Chgs | Wr All

Last Branch Registers 1

Name	Value
LastBranchFromIP	
LastBranchToIP	
LastIntFromIP	
LastIntToIP	

- Dockable
- Floating
- Rename Last Branch Registers 1 F2**
- Move Previous

User can rename feature's "Title Bar" to own preference.

Script Console

Console | History

```
>
```



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Registers
 - Debug Registers
 - FPU Registers
 - Last Branch Registers
 - MCA Registers
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SEM Registers
 - Single MSR
 - SSE Registers
 - TR & SMM Registers

CPU Registers 1 | Performance Registers 1 | Debug Registers 1

Name	Value
DR0	
DR0_Data_Match	
DR0_Data_Mask	
DR0_ADDR_MASK	
DR1	
DR2	
DR3	
DR6	
DR7	
DBGCTLMR	
DBGCTLMR2	

Last Branch Registers

Name	Value
LastBranchFromIP	
LastBranchToIP	
LastIntFromIP	
LastIntToIP	

Node 0 Core 0 Refresh Wr Chgs Wr All

Node 0 Core 0 Refresh Wr Chgs Wr All

Rename Feature

Old Name:

Enter New Name:

OK Cancel

Script Console

Console | History

```
>
```



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Registers
 - Debug Registers
 - FPU Registers
 - Last Branch Registers
 - MCA Registers
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SSE Registers
 - TR & SMM Registers

CPU Registers 1 | Performance Registers 1 | Debug Registers 1

Name	Value
DR0	
DR0_Data_Match	
DR0_Data_Mask	
DR0_ADDR_MASK	
DR1	
DR2	
DR3	
DR6	
DR7	
DBGCTLMR	
DBGCTLMR2	

Node 0 | Core 0 | Refresh | Wr Chgs | Wr All

LBR Node 0

Name	Value
LastBranchFromIP	
LastBranchToIP	
LastIntFromIP	
LastIntToIP	

Node 0 | Core 0 | Refresh | Wr Chgs | Wr All

Name was changed from default "Last Branch Register 1" to user-specified name "LBR Node 0"

Script Console

Console | History

```
>
```


- Introduction to HDT
- Hardware Requirements
- HDT Protocol/Internals
- Exploring the Work Area
- **HDT Features**
- Practical HDT
Scenarios/Examples
- Q&A

Topics:

1. Common Feature Controls
2. APIC
3. BTHB Debuggers
4. Cache Arrays
5. Data, Instruction, and L2 Cache Line Translator
6. Debug Utilities
7. Download Tools
8. HyperTransport™
9. I/O Ports
10. Memory Debuggers
11. PCI Configuration
12. Processor Registers
13. Script Console

- Platform-based feature
 - The info or data applies for the entire target platform, such as PCI device info, HyperTransport™ info, etc.
 - Neither Node nor Core selection needed. The info does not apply to any specific node or core.
 - Although the info does not apply to any Node or Core, an accessed Node will be defined in property page to identify the communication path.
- Node-based feature
 - The feature info or data applies for a Node that is identified by the Node selector, such as Northbridge registers.
- Core-based feature
 - The info or data of a specific core will be defined by a combination of Node and Core selectors, such as GPRs.

1) Common Feature Controls



Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh	Auto Refresh
0	SH_B0/2-claw-754	0	0	1							<input type="checkbox"/>

CPU Registers 1

Name	Value
rAX	00000000FFDFFC50
rBX	00000000FFDFF000
rCX	00000000000000486
rDX	00000000FFFFFFF
rSP	0000000080539544
rBP	0000000080539550
rSI	0000000080541DA0
rDI	0000000080542000
rFLAG	0000000000000217
rIP	00000000806B2FAA
CR0	8001003B
CR2	00000000E14C4036
CR3	0000000000039000
CR4	000006D9
CR8	00000000
R8	11
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000

Node 0 Core 0 Refresh Wr Chgs Wr All

User can edit register fields by clicking in area and typing desired value. Reminder, values will not be written unless submitted.

- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBReq
0	SH_B0/2-claw-754	0

CPU Registers 1

Name	Value
rAX	00000000FFDFFFC50
rBX	00000000FFDFF000
rCX	0000000000000486
rDX	00000000FFFFFFF
rSP	0000000080539544
rBP	0000000080539550
rSI	0000000080541DA0
rDI	0000000080542000
rFLAG	0000000000000217
rIP	00000000806B2FAA
CR0	8001003B
CR2	00000000E14C4036
CR3	0000000000039000
CR4	000006D9
CR8	00000000
R8	0000000000000011
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000

Property Page

Name	Value
Refreshed Color	@
Written Color	Blue @
Changed Color	Red @
ReadOnly Color	Aqua @
Background Error Color	Pink @
Background Invalid Color	Yellow @
Detect CPU Reset	<input type="checkbox"/>
Detect Trigger In	<input checked="" type="checkbox"/>
IO Access None	0

Default Apply OK Cancel

User knows that value is not written to target through color-coding. User can specify own settings.

HOT ON EXIT HDT EXIT FIP EXIT RES HDT RESR HDT INIT HDT SMI HDT RSM SET BRK SET RPS0 DSBL BIST SING STEP STEP TRF FLUSH LDR FLUSH TLB RESET TRP DBRQ DSRT DBRQ DSRT DB REA DB RDY POLL DBRQ REFR ALL CONS LOAD RUN REG ON REG OFF

Feature Explorer

Status Info

- APIC
- BTHB De
- Data Cac
- Debug U
- Download
- HyperTra
- I/O Ports
- Instruction
- JTAG Ins
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
------	----------	-------	------	-------	-----	----------------	--------	------------	---------

Bitmap Dialog

44	43	40	39	36	35	32	31	28	27	24	23	20	19	16	15	12	11	8	7	4	3	0	
	0	0	0	0	0	0	8	0	0	6	B	2	F	A	A								
<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>																		

0x00000000806B2FAA

OK Cancel

rBP	000000080539550
rSI	000000080541DA0
rDI	000000080542000
rFLAG	000000000000217
rIP	0000000806B2FAA
CR0	8001003B
CR2	00000000E14C4036
CR3	0000000000039000
CR4	000006D9
CR8	00000000
R8	0000000000000011
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000

Node 0 Core 0 Refresh Wr Chgs Wr All

Script Console

Console History

```
>
```

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1					

Refresh Auto Refresh

CPU Registers 1

Name	Value
rAX	000 0000 0FFD FFC50
rBX	000 0000 0FFD FF000
rCX	000 0000 0000 0048 6
rDX	000 0000 0FFF FFFFF
rSP	000 0000 0805 3954 4
rBP	000 0000 0805 3955 0
rSI	000 0000 0805 41DA 0
rDI	000 0000 0805 4200 0
rFLAG	000 0000 00
rIP	000 0000 08
CR0	8
CR2	000 0000 0E
CR3	000 0000 00
CR4	0
CR8	0
R8	000 0000 00
R9	000 0000 00
R10	000 0000 00
R11	000 0000 00

Node 0 Core 0 Refresh Wr Chgs Wr All

- Copy
- Paste
- Find...
- Reset current cell to Zero
- Reset all cells to Zero
- Display Type
- View Bitmap...
- Subfields...
- Load...
- Save As...
- Show Register Address
- Properties

Some registers may or may not have sub-fields depending on the register definition.

- Feature Explorer
- + ◆ APIC
 - + ◆ BTHB Debuggers
 - + ◆ Data Cache Arrays
 - + ◆ Debug Utilities
 - + ◆ Download Tools
 - + ◆ HyperTransport™ Technology
 - + ◆ I/O Ports
 - + ◆ Instruction Cache Arrays
 - + ◆ JTAG Instructions
 - + ◆ L2 Cache Arrays
 - + ◆ Memory Debuggers
 - + ◆ PCI Configuration
 - + ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1					

Refresh Auto Refresh

CPU Registers 1

Name	Value
rAX	00
rBX	00
rCX	00
rDX	00
rSP	00
rBP	00
rSI	00
rDI	00
rFLAG	00
rIP	00
CR0	
CR2	00
CR3	00
CR4	
CR8	
R8	00
R9	00
R10	00
R11	00

rFLAG Subfields

Name	Start Bit	End Bit	Value
CarryFlag	0	0	<input checked="" type="checkbox"/> CF
ParityFlag	2	2	<input checked="" type="checkbox"/> PF
AuxiliaryFlag	4	4	<input checked="" type="checkbox"/> AF
ZeroFlag	6	6	<input type="checkbox"/> ZF
SignFlag	7	7	<input type="checkbox"/> SF
TrapFlag	8	8	<input type="checkbox"/> TF
InterruptFlag	9	9	<input checked="" type="checkbox"/> IF
DirectionFlag	10	10	<input type="checkbox"/> DF
OverflowFlag	11	11	<input type="checkbox"/> OF
IOPrivilegeFlag	12	12	<input type="checkbox"/> IOPL
NestedTask	14	14	<input type="checkbox"/> NT
ResumeFlag	16	16	<input type="checkbox"/> RF
Virtual8086Mode	17	17	<input type="checkbox"/> VM
AlignmentCheck	18	18	<input type="checkbox"/> AC
VirtualInterruptFlag	19	19	<input type="checkbox"/> VIF
VirtualInterruptPending	20	20	<input type="checkbox"/> VIP

OK Cancel

Node 0 Core 0 Refresh Wr Chgs Wr All

Script Console

Console History

```
>
```

- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

HWCR Subfields

Name	Start Bit	End Bit	Value
SMM Code Lock	0	0	<input checked="" type="checkbox"/> SMMLOCK
Slow SFENCE Enable	1	1	<input type="checkbox"/> SLOWFENCE
Cacheable Memory Disable	3	3	<input type="checkbox"/> TLBCACHEDIS
INVD to WBINVD Conversion	4	4	<input checked="" type="checkbox"/> INVD_WBINVD
MROM Patching Disable	5	5	<input checked="" type="checkbox"/> PATCHDIS
TLB Flush Filter Disable	6	6	<input checked="" type="checkbox"/> FFDIS
Disable x86 LOCK prefix functionality	7	7	<input checked="" type="checkbox"/> DISLOCK
IGNNE Port Emulation Enable	8	8	<input checked="" type="checkbox"/> IGNNE_EM
Enable Special Bus Cycle On Exit From HLT	12	12	<input checked="" type="checkbox"/> HLTXSPCYCEN
Special Bus Cycle On SMI Disable	13	13	<input checked="" type="checkbox"/> SMISPCYCDIS
Special Bus Cycle On RSM Disable	14	14	<input checked="" type="checkbox"/> RSMSPCYCDIS
SSE Instructions Disable	15	15	<input checked="" type="checkbox"/> SSEDIS
32-bit Address Wrap Disable	17	17	<input checked="" type="checkbox"/> WRAP32DIS
MCi Status Write Enable	18	18	<input checked="" type="checkbox"/> MCi_STATUS_WREN
Halt Power save Disable	19	19	<input checked="" type="checkbox"/> FRCTL_HALT_DIS
Startup FID Status	24	29	3 F

Status L2 Size Refresh Auto Refresh

Core 0 Refresh Wr Chgs Wr All

2) APIC


HDT Features

- APIC Feature Group



CONFIDENTIAL

- IO APIC Locator
 - Search APIC device
 - A platform based feature
- IO APIC Registers
 - IO APIC Registers for a specific IO APIC device
 - A platform based feature
- Local APIC Registers
 - Access local APIC registers that are defined in a node/core



- APIC
 - I/O APIC Locator
 - IO APIC Registers
 - Local APIC Registers
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

CPU Registers 1 I/O APIC Locator 1

I/O APIC Name	Base Address	Registers
Legacy I/O APIC	FEC00000	Show

Script Console

Console History

Pressing "Refresh" will search entire system for I/O APICs. Pressing "Show" will bring up registers for the specified I/O APIC



Feature Explorer

- APIC
 - I/O APIC Locator
 - I/O APIC Registers**
 - Local APIC Registers
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

CPU Registers 1 | I/O APIC Locator 1 | **I/O APIC Registers 1**

Name	Address
Base Address	FEC00000

Header

Name	Value
I/O APIC ID [00]	
I/O APIC Version [01]	
I/O APIC ARB [02]	

Redirection Table

Name	Int Vec	Del Mode	Dest Mode	Del Status	Int Pin Pol	Rem Irr	Trig Mode	Int Mask	Dest Field

Refresh Wr Chgs Wr All

Script Console

Console History

```
>
```

- APIC
 - I/O APIC Locator
 - IO APIC Registers
 - Local APIC Registers
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1					

CPU Registers 1 | I/O APIC Locator 1 | **IO APIC Registers 1**

Name	Address
Base Address	FEC00000
Header	
Name	Value
I/O APIC ID [00]	02000000
I/O APIC Version [01]	00170011
I/O APIC ARB [02]	02000000

Redirection Table

Name	Int Vec	Del Mode	Dest Mode	Del Status	Int Pin Pol	Rem Irr	Trig Mode	Int Mask	Dest Field
I/O APIC IRQ 000 [010]	FF	7	0	0	0	0	0	1	00
I/O APIC IRQ 001 [012]	93	1	1	0	0	0	0	0	00
I/O APIC IRQ 002 [014]	FF	0	0	0	0	0	0	1	00
I/O APIC IRQ 003 [016]	FF	0	0	0	0	0	0	1	00
I/O APIC IRQ 004 [018]	92	1	1	0	0	0	0	0	00
I/O APIC IRQ 005 [01A]	FF	0	0	0	0	0	0	1	00
I/O APIC IRQ 006 [01C]	B3	1	1	0	0	0	0	1	00
I/O APIC IRQ 007 [01E]	FF	0	0	0	0	0	0	1	00
I/O APIC IRQ 008 [020]	D1	0	1	0	0	0	0	0	00
I/O APIC IRQ 009 [022]	B1	1	1	0	1	1	1	0	00
I/O APIC IRQ 010 [024]	FF	0	0	0	0	0	0	1	00

Refresh Wr Chgs Wr All

Script Console Console History

Reminder! Always press "Refresh" to retrieve most current data.

HOT ON EXIT HDT EXIT PIP EXIT RES HDT RESET HDT INIT HDT SMI HDT RSM SET BRK SET BRK DSB BRK SING STEP STEP TRIP FLUSH L2 FLUSH TLB RESET TRIP DBRQ ASBT DBRQ DSRT DB REQ DB RDY POLL DBRQ REFR ALL CONG LOAD RUN REG ON REG OFF

Feature Explorer

- APIC
 - I/O APIC Locator
 - IO APIC Registers
 - Local APIC Registers
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

CPU Registers 1 | I/O APIC Locator 1 | IO APIC Registers 1 | **LocalAPIC Registers 1**

Name	Value
APICBASE	00000000FEE00900
Local APIC ID [20]	00000000
Local APIC Version [30]	00040010
Task Priority [80]	00000041
Arbitrat. Priority [90]	000000D0
Processor Priority [A0]	00000041
EOI [B0]	
Remote Read [C0]	00000000
Logical Destinat. [D0]	01000000
Destination Format [E0]	FFFFFFFF
Spur-Interrupt Vec [F0]	011F
ISR 000-031 [100]	00000000
ISR 032-063 [110]	00000000
ISR 064-097 [120]	00000000
ISR 098-127 [130]	00000000
ISR 128-159 [140]	00000000
ISR 160-191 [150]	00000000
ISR 192-223 [160]	00000000
ISR 224-255 [170]	00000000
TMR 000-031 [180]	00000000
TMR 032-063 [190]	00000000

Node 0 | Core 0 | Refresh | Wr Chgs | Wr All

Script Console

Console | History

```
>
```

3) BTHB Debuggers

HDT Features



- BTHB Debuggers Group

CONFIDENTIAL

- BTHB stands for Branch Trace History Buffer
 - Refer to BKDG for details
- BTHB Control feature
 - Setup BTHB debug settings
 - When resuming target program, the BTHB debug info will be stored in memory buffer the feature defines
- BTHB Data Viewer feature
 - Retrieve the BTHB buffer that existed in target. The displayed info can be filtered by various ways
 - Interpret the buffer data into BTHB trace entry info
 - See BKDG for definition detail
- BTHB Code Flow feature
 - According to BTHB trace entry info, and combining with other target info, retrieve target memory to recreate the code flow history
 - Multiple columns of code view display different info
 - Color coded special entries

HDT ON EXIT HDT EXIT F1P EXIT RES HDT RESET HDT INIT HDT SMI HDT RSM SET DRQ SET DRQ DBRQ RST SING STEP STEP TFER FLUSH CRCH FLUSH TLB RESET TRP DBRQ JSRT DBRQ OSRT DB REQ DB RDV POLL DRQV REFR ALL

Feature Explorer

- ◆ APIC
- ◆ BTHB Debuggers
 - ◆ BTHB Code Flow
 - ◆ BTHB Control
 - ◆ BTHB Data View
- ◆ Data Cache Arrays
- ◆ Debug Utilities
- ◆ Download Tools
- ◆ HyperTransport™ Te...
- ◆ I/O Ports
- ◆ Instruction Cache Arr...
- ◆ JTAG Instructions
- ◆ L2 Cache Arrays
- ◆ Memory Debuggers
- ◆ PCI Configuration
- ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

BTHB Control 1

Trace Buffer Addresses	
BHTraceBase	0000000000000000
BHTracelimit	0000000000000000
BHTracePtr	0000000000000000

User Data	
BHTraceUsrD	

Trace Control	
BHTraceCTL	00000000
Message Goes to DRAM	<input type="checkbox"/> DRAM
Trace Enable	<input type="checkbox"/> TEN
Enable Full Trace Record	<input type="checkbox"/> TALL
Unconditional Branches Entered Into Bitmap	<input type="checkbox"/> TBIT
Enable Time Stamp	<input type="checkbox"/> TSP
Enable Debug Interrupt On Trace Buffer Overflow	<input type="checkbox"/> TINT
Memory Type Descriptor	0:UC-Uncacheable
Enable Privilege Level Specific Trace	Trace All Code
TRNG Field Privilege	Ring 0
Trace SMI Code	Trace All Code
Trace Operation Control	0:Start trace now, Don't stop (Continuous Mode)

HDT ON EXIT HDT EXIT PTP EXIT RES HDT RESET HDT INIT HDT SMI HDT RSM SET DRQ SET DRQ DBREQ SING STEP STEP TFER FLUSH CRCH FLUSH TLB RESET TRP DBREQ JSBT DBREQ DSBT DB REQ DB RDV POLL DRQ REFR ALL

- Feature Explorer
- APIC
 - BTHB Debuggers
 - BTHB Code Flow
 - BTHB Control
 - BTHB Data View
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Te
 - I/O Ports
 - Instruction Cache Arr
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

BTHB Control 1

Trace Buffer Addresses	
BHTraceBase	0000000000000000
BHTracelimit	0000000000000000
BHTracePtr	0000000000000000

User Data	
BHTraceUsrD	

Trace Control	
BHTraceCTL	00000000
Message Goes to DRAM	<input type="checkbox"/> DRAM
Trace Enable	<input type="checkbox"/> TEN
Enable Full Trace Record	<input type="checkbox"/> TALL
Unconditional Branches Entered Into Bitmap	<input type="checkbox"/> TBIT
Enable Time Stamp	<input type="checkbox"/> TSP
Enable Debug Interrupt On Trace Buffer Overflow	<input type="checkbox"/> TINT
Memory Type Descriptor	0:UC-Uncacheable
Enable Privilege Level Specific Trace	Trace All Code
TRNG Field Privilege	
Trace SMI	
Trace Operation Control	Don't stop (Continuous Mode)

- Setup For CodeFlow
- Loc...
- Save As...
- Properties

An easy way to setup for collecting traces was already defined.

HDT ON EXIT HDT EXIT FIP EXIT RES HDT RESET HDT INIT HDT SMI HDT RSM SET DRQ SET DRQ DBRQ RST SING STEP STEP TFER FLUSH CRCH FLUSH TLB RESET TRP DBRQ JSRT DBRQ DSRT DB REQ DB RDV POLL DRQV REFR ALL

COND LOAD RUN REF REF

- Feature Explorer
- APIC
 - BTHB Debuggers
 - BTHB Code Flow
 - BTHB Control
 - BTHB Data View
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Te...
 - I/O Ports
 - Instruction Cache Arr
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024

Refresh Auto Refresh

BTHB Control 1

Trace Buffer Addresses

BHTraceBase	000 0000 0000 A000 0
BHTracelimit	000 0000 0000 A7FF F
BHTracePtr	000 0000 0000 0000 0

User Data

BHTraceUsrD	
-------------	--

Trace Control

BHTraceCTL	000 1034 0
Message Goes to DRAM	<input checked="" type="checkbox"/> DRAM
Trace Enable	<input checked="" type="checkbox"/> TEN
Enable Full Trace Record	<input type="checkbox"/> TALL
Unconditional Branches Entered Into Bitmap	<input type="checkbox"/> TBIF
Enable Time Stamp	<input type="checkbox"/> TINT
Enable Debug Interrupt On Trace Buffer Overflow	<input type="checkbox"/> TINT
Memory Type Descriptor	6:WB-Writeback
Enable Privilege Level Specific Trace	Trace All Code
TRNG Field Privilege	Ring 0
Trace SMI Code	Trace All Code
Trace Operation Control	0:Start trace now, Don't stop (Continuous Mode)

Reminder: Press "Wr All" or "Wr Chgs" to submit changes

Node 0 Core 0 Refresh Wr Chgs Wr All

HDT ON EXIT HDT EXIT F1P EXIT RES HDT RESET HDT INIT HDT SMI HDT RSM SET DRQ SET DRQ NSL RST SING STEP STEP TFER FLUSH CRCH FLUSH TLB RESET TRP DBRQ JSRT DBRQ OSRT DB REQ DB RDV POLL DRQ REFR ALL

Feature Explorer

- ◆ APIC
- ◆ BTHB Debuggers
 - ◆ BTHB Code Flow
 - ◆ BTHB Control
 - ◆ BTHB Data View
- ◆ Data Cache Arrays
- ◆ Debug Utilities
- ◆ Download Tools
- ◆ HyperTransport™ Te...
- ◆ I/O Ports
- ◆ Instruction Cache Arr...
- ◆ JTAG Instructions
- ◆ L2 Cache Arrays
- ◆ Memory Debuggers
- ◆ PCI Configuration
- ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

BTHB Control 1

Trace Buffer Addresses	
BHTraceBase	000000000000A0000
BHTracelimit	000000000000A7FF7
BHTracePtr	00000000000000000
User Data	
BHTraceUsrD	
Trace Control	
BHTraceCTL	00010340
Message Goes to DRAM	<input checked="" type="checkbox"/> DRAM
Trace Enable	<input checked="" type="checkbox"/> TEN
Enable Full Trace Record	<input type="checkbox"/> TALL
Unconditional Branches Entered Into Bitmap	<input type="checkbox"/> TBIT
Enable Time Stamp	<input type="checkbox"/> TSP
Enable Debug Interrupt On Trace Buffer Overflow	<input type="checkbox"/> TINT
Memory Type Descriptor	6:WB-Writeback
Enable Privilege Level Specific Trace	Trace All Code
TRNG Field Privilege	Ring 0
Trace SMI Code	Trace All Code
Trace Operation Control	0:Start trace now, Don't stop (Continuous Mode)

Node 0 Core 0 Refresh Wr Chgs Wt All



Resume operation at current state

Exit HDT to allow system to run and buffer to be filled.

- Feature Explorer
- Status Info
- APIC
- BTHB Debuggers
 - BTHB Code Flow
 - BTHB Control
 - BTHB Data View
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Te
- I/O Ports
- Instruction Cache Arr
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Node	CPU Name	DBReq	...
0	SH_B0/2-claw-754	0	...

BTHB Control 1

Trace Buffer Addresses	
BHTraceBase	000000000000A0000
BHTracelimit	000000000000A7FF7
BHTracePtr	00000000000000000

User Data	
BHTraceUsrD	

Trace Control	
BHTraceCTL	00010340
Message Goes to DRAM	<input checked="" type="checkbox"/> DRAM
Trace Enable	<input checked="" type="checkbox"/> TEN
Enable Full Trace Record	<input type="checkbox"/> TALL
Unconditional Branches Entered Into Bitmap	<input type="checkbox"/> TBIT
Enable Time Stamp	<input type="checkbox"/> TSP
Enable Debug Interrupt On Trace Buffer Overflow	<input type="checkbox"/> TINT
Memory Type Descriptor	6:WB-Writeback
Enable Privilege Level Specific Trace	Trace All Code
TRNG Field Privilege	Ring 0
Trace SMI Code	Trace All Code
Trace Operation Control	0:Start trace now, Don't stop (Continuous Mode)

HDT ON
EXIT
EXIT
EXIT
HDT
HDT
HDT
HDT
SET
SET
USBL
SING
STEP

Enter HDT debug mode

Enter "HDT Mode" to view/analyze buffered data.

- Feature Explorer
- APIC
 - BTHB Debuggers
 - BTHB Code Flow
 - BTHB Control
 - BTHB Data View
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Te...
 - I/O Ports
 - Instruction Cache Arr...
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	Auto Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/>

BTHB Control 1

Trace Buffer Addresses	
BHTraceBase	000000000000A0000
BHTracelimit	000000000000A7FF7
BHTracePtr	00000000000000000

User Data	
BHTraceUsrD	

Trace Control	
BHTraceCTL	00010340
Message Goes to DRAM	<input checked="" type="checkbox"/> DRAM
Trace Enable	<input checked="" type="checkbox"/> TEN
Enable Full Trace Record	<input type="checkbox"/> TALL
Unconditional Branches Entered Into Bitmap	<input type="checkbox"/> TBIT
Enable Time Stamp	<input type="checkbox"/> TSP
Enable Debug Interrupt On Trace Buffer Overflow	<input type="checkbox"/> TINT
Memory Type Descriptor	6:WB-Writeback
Enable Privilege Level Specific Trace	Trace All Code
TRNG Field Privilege	Ring 0
Trace SMI Code	Trace All Code
Trace Operation Control	0:Start trace now, Don't stop (Continuous Mode)

Node 0
Core 0
Refresh
Wr Chgs
Wr All



- Feature Explorer
- APIC
- BTHB Debuggers
 - BTHB Code Flow
 - BTHB Control
 - BTHB Data View
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Te...
- I/O Ports
- Instruction Cache Arr...
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

BTHB Control 1	
Trace Buffer Addresses	
BHTraceBase	000000000000A0000
BHTracelimit	000000000000A7FF7
BHTracePtr	0000000000000333C
User Data	
BHTraceUsrD	
Trace Control	
BHTraceCTL	00010340
Message Goes to DRAM	<input checked="" type="checkbox"/> DRAM
Trace Enable	<input checked="" type="checkbox"/> TEN
Enable Full Trace Record	<input type="checkbox"/> TALL
Unconditional Branches Entered Into Bitmap	<input type="checkbox"/> TUB
Enable Time Stamp	<input type="checkbox"/> TST
Enable Debug Interrupt On Trace Buffer Overflow	<input type="checkbox"/> TINT
Memory Type Descriptor	6:WB-Writeback
Enable Privilege Level Specific Trace	Trace All Code
TRNG Field Privilege	Ring 0
Trace SMI Code	Trace All Code
Trace Operation Control	0:Start trace now, Don't stop (Continuous Mode)

Press "Refresh" to see "BHTracePtr" has incremented, signifying that data was buffered.

Control buttons: HDT ON, EXIT HDT, EXIT F1P, EXIT RES, HDT RESET, HDT INIT, HDT SMI, HDT RSM, SET DBRQ, SET DBRQ, DBRQ RST, SING STEP, STEP TFER, FLUSH CRCH, FLUSH TLB, RESET TRP, DBRQ JSRT, DBRQ DSRT, DB REQ, DB RDV, POLL DRDY, REFRESH ALL

- Feature Explorer
- APIC
- BTHB Debuggers
 - BTHB Code Flow
 - BTHB Control
 - BTHB Data View
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Te
- I/O Ports
- Instruction Cache Arr
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

BTHB Control 1 BTHB Data Viewer 1

Offset	95:92	91	90	89	88	87	86	85	84	83	82:80	79:64	63:00	Comments
	Tag	PG	PE	D	Interrupt Vector						Selector	Logical Address		
					VM	SM	SU	L	LMA	REX	Not Used			

When viewing buffered data, user can select a specified range and also filter what data to analyze.

Start Address: 000 0000 0000 0000 0000
Start Address Type: User Defined
Stop Address: 000 0000 0000 0000 0000
Stop Address Type: User Defined
Trace Buffer Base
Trace Buffer Offset
Trace Buffer Limit

Filters

- 0 Trace Start
- 1 Conditional Branch Bitma
- 2 JMP, CALL, RET, SYSCALL, or SYSRET
- 3 Instruction Breakpoint, Exceptions
- 4 INTR, NMI, INT, INTO, BOUND, or INT3
- 5 IRET

Selector =
Apply Filter
Remove Filter

HDT ON EXIT HDT EXIT F1P EXIT RES HDT RESET HDT INIT HDT SM HDT RSM SET DBRQ SET DBRQ DBRQ RST SING STEP STEP TFER FLUSH CRCH FLUSH TLB RESET TRP DBRQ JSRT DBRQ DSRT DB REQ DB RDV POLL DBRQ REFR ALL

- Feature Explorer
- APIC
 - BTHB Debuggers
 - BTHB Code Flow
 - BTHB Control
 - BTHB Data View
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Te
 - I/O Ports
 - Instruction Cache Arr
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

BTHB Control 1 **BTHB Data Viewer 1**

Offset	95:92	91	90	89	88	87	86	85	84	83	82:80	79:64	63:00	Comments
	Tag	PG	PE	D	Interrupt Vector						Selector	Logical Address		
					VM	SM	SU	L	LMA	REX	Not Used			

Start Address	Start Address Type
000 0000 0000 10000	Trace Buffer Base
Stop Address	Stop Address Type
100	Number of Entries (+)

Filters

- 0 Trace Start
- 1 Conditional Branch Bitmap
- 2 JMP, CALL, RET, SYSCALL, or SYSRET
- 3 Instruction Breakpoint, Exceptions
- 4 INTR, NMI, INT, INTO, BOUND, or INT3
- 5 IRET

Selector =

Apply Filter Remove Filter

Node 0 Core 0 Refresh

HDT ON EXIT HDT EXIT TIP EXIT RES HDT RESET HDT INIT HDT SM HDT RSM SET BRK SET DB NSL RST SING STEP STEP TFER FLUSH CRCH FLUSH TLB RESET TRP DBRQ JSRT DBRQ DSRT DB REQ DB RDY POLL DRDY REFR ALL

- Feature Explorer
- APIC
 - BTHB Debuggers
 - BTHB Code Flow
 - BTHB Control
 - BTHB Data View
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Te...
 - I/O Ports
 - Instruction Cache Arr
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

BTHB Control 1 BTHB Data Viewer 1

Offset	95:92				Interrupt Vector								79:64		63:00		Comment
	Tag	PG	PE	D	VM	SM	SU	L	LMA	REX	Not Used	Selector	Logical Address				
0000000000000000	1	1	1	1	0	0	0	0	0	0	0		0000000080000000	Conditional Bra			
000000000000000C	2	1	1	1	0	0	0	0	0	0	0	0008	00000000F74E3C66	JMP, CALL, RET, SYS			
0000000000000018	1	1	1	1	0	0	0	0	0	0	0		0000000080000000	Conditional Bra			
0000000000000024	2	1	1	1	0	0	0	0	0	0	0	0008	00000000F750186A	JMP, CALL, RET, SYS			
0000000000000030	1	1	1	1	0	0	0	0	0	0	0		0000000070000000	Conditional Bra			
000000000000003C	2	1	1	1	0	0	0	0	0	0	0	0008	00000000F750601F	JMP, CALL, RET, SYS			
0000000000000048	1	1	1	1	0	0	0	0	0	0	0		0000000070000000	Conditional Bra			
0000000000000054	2	1	1	1	0	0	0	0	0	0	0	0008	000000008051AFC0	JMP, CALL, RET, SYS			
0000000000000060	1	1	1	1	0	0	0	0	0	0	0		0000000080000000	Conditional Bra			
000000000000006C	2	1	1	1	0	0	0	0	0	0	0	0008	00000000F74E3C8D	JMP, CALL, RET, SYS			
0000000000000078	1	1	1	1	0	0	0	0	0	0	0		0000000080000000	Conditional Bra			
0000000000000084	2	1	1	1	0	0	0	0	0	0	0	0008	00000000F7506051	JMP, CALL, RET, SYS			
0000000000000090	1	1	1	1	0	0	0	0	0	0	0		000000002F800000	Conditional Bra			
000000000000009C	2	1	1	1	0	0	0	0	0	0	0	0008	00000000F750609F	JMP, CALL, RET, SYS			
00000000000000A8	1	1	1	1	0	0	0	0	0	0	0		00000000A0000000	Conditional Bra			
00000000000000B4	2	1	1	1	0	0	0	0	0	0	0	0008	000000008051AFC6	JMP, CALL, RET, SYS			
00000000000000C0	1	1	1	1	0	0	0	0	0	0	0		0000000080000000	Conditional Bra			
00000000000000CC	2	1	1	1	0	0	0	0	0	0	0	0008	00000000F74E3C44	JMP, CALL, RET, SYS			
00000000000000D8	1	1	1	1	0	0	0	0	0	0	0		0000000080000000	Conditional Bra			
00000000000000E4	2	1	1	1	0	0	0	0	0	0	0	0008	00000000F75060E2	JMP, CALL, RET, SYS			

Start Address	Start Address Type
000000000000A000	Trace Buffer Base
Stop Address	Stop Address Type
0000000000000100	Number of Entries (+)

Filters

- 0 Trace Start
- 1 Conditional Branch Bitmap
- 2 JMP, CALL, RET, SYSCALL, or SYSRET
- 3 Instruction Breakpoint, Exceptions
- 4 INTR, NMI, INT, INTO, BOUND, or INT3
- 5 IRET

Selector =

Apply Filter

Remove Filter

HDT ON EXIT HDT EXIT TIP EXIT RES HDT RESET HDT INIT HDT SM HDT RSM SET DBRQ SET DBRQ DBRQ RST SING STEP STEP TFER FLUSH CRCH FLUSH TLB RESET TRP DBRQ JSRT DBRQ DSR DB REQ DB RDY POLL DBRQ REFR ALL

- Feature Explorer
- APIC
 - BTHB Debuggers
 - BTHB Code Flow
 - BTHB Control
 - BTHB Data View
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Te
 - I/O Ports
 - Instruction Cache Arr
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

BTHB Control 1 | BTHB Data Viewer 1 | **BTHB Code Flow 1**

Start Address	Start Address Type	GDTR	000000008003F000	Target	<ul style="list-style-type: none"> Instruction Breakpoint, Exceptions INTR, NMI, INT, INTO, BOUND, or INT3 System Management Interrupt Data Breakpoints Start Another Trace Process <input type="checkbox"/> Conditional Branch Taken
0000000000A0000	Trace Buffer Base	LDTR	0000000000000000	Target	
Stop Address	Stop Address Type	CR3	0000000000039000	Target	
0000000000000100	Number of Entries (+)				

Address	Opcodes	Mnemonic	Code	Size	BTHB Buffer Offset
0008:0000000F74E3C66	C2 08 00	retnd	0008h	32	0000000000000024
0008:0000000F750186A	43	inc	ebx	32	
0008:0000000F750186B	83 C7 3C	add	edi,3ch	32	
0008:0000000F750186E	83 FB 02	cmp	ebx,02h	32	
0008:0000000F7501871	72 CE	jb	loc f7501841h	32	0000000000000030
0008:0000000F7501841	6A 01	push	byte 01h	32	
0008:0000000F7501843	8B CB	mov	ecx,ebx	32	
0008:0000000F7501845	58	pop	eax	32	
0008:0000000F7501846	D3 E0	shl	eax,c1	32	
0008:0000000F7501848	8B 4D FC	mov	ecx,[ebp-04h]	32	
0008:0000000F750184B	85 C1	test	ecx,ecx	32	
0008:0000000F750184D	74 1B	jz	loc f750186ah	32	0000000000000030
0008:0000000F750186A	43	inc	ebx	32	
0008:0000000F750186B	83 C7 3C	add	edi,3ch	32	
0008:0000000F750186E	83 FB 02	cmp	ebx,02h	32	
0008:0000000F7501871	72 CE	jb	loc f7501841h	32	0000000000000030
0008:0000000F7501873	5F	pop	edi	32	
0008:0000000F7501874	5E	pop	esi	32	
0008:0000000F7501875	33 C0	xor	eax,eax	32	

Node 0 Core 0 Refresh

4) Cache Arrays

HDT Features



- Cache Array Groups

CONFIDENTIAL

- Cache debug features
 - These features can be used to debug target cache arrays. All cache features are core based
 - Refer to BKDG for cache array definition
- Instruction Cache Arrays
 - Feature definition varies with target processor family and rev
 - Report target ICache of L1 cache
- Data Cache Arrays
 - Feature definition varies with target processor family and rev
 - Report target DCache of L1 cache
- L2 Cache Arrays
 - Feature definition varies with target processor family/rev, and target processor L2 cache size
 - Report target L2 cache



Feature Explorer

- + APIC
- + BTHB Debuggers
- Data Cache Arrays
 - ◆ DCache Data Array
 - ◆ DCache Data Array (Detailed)
 - ◆ DCache L1 TLB A Array
 - ◆ DCache L1 TLB B Array
 - ◆ DCache L2 TLB Array
 - ◆ DCache Line Translator
 - ◆ DCache LRU Array
 - ◆ DCache Tag A Array
 - ◆ DCache Tag B Array
 - ◆ DCache Tag C Array
- + Debug Utilities
- + Download Tools
- + HyperTransport™ Technology
- + I/O Ports
- + Instruction Cache Arrays
- + JTAG Instructions
- + L2 Cache Arrays
- + Memory Debuggers
- + PCI Configuration
- + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

DCache DataArray 1

WAY	Index	Bytes 63:56	Bytes 55:48	Bytes 47:40	Bytes 39:32	Bytes 31:24
0	000	F000EF6FF000EF57	F000EF6FF000EF6F	F000EF6FF000EF6F	F000E987F000FEA5	F000E816F0007D38
0	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
0	002	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
0	003	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
0	004	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
1	000	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF
1	001	C000178AF000EFC7	F000F0A4F000FF53	F000FF53F000FE6E	F000E6F2F000E7A4	F000EFD2F000E82E
1	002	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
1	003	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
1	004	F000E816F000E816	F000E816F000E816	F000E816F000E816	F000E816F000E816	F000E816F000E816

Start Index: Number of Indexes:

Way	0	1
Clear All	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>



- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - Data Cache Arrays
 - ◆ DCache Data Array
 - ◆ DCache Data Array (Detailed)
 - ◆ DCache L1 TLB A Array
 - ◆ DCache L1 TLB B Array
 - ◆ DCache L2 TLB Array
 - ◆ DCache Line Translator
 - ◆ DCache LRU Array
 - ◆ DCache Tag A Array
 - ◆ DCache Tag B Array
 - ◆ DCache Tag C Array
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

DCache DataArray 1

WAY	Index	Bytes 63:56	Bytes 55:48	Bytes 47:40	Bytes 39:32	Bytes 31:24
0	000	F000EF6FF000EF57	F000EF6FF000EF6F	F000EF6FF000EF6F	F000E987F000FEA5	F000E816F0007D38
0	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
0	002	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
0	003	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
0	004	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000



Start Index: Number of Indexes:

Way	0	1
Clear All	<input checked="" type="checkbox"/>	<input type="checkbox"/>

Node 0 Core 0 Refresh Wr Chgs Wr All

Feature Explorer

- + APIC
- + BTHB Debuggers
- Data Cache Arrays
 - ◆ DCache Data Array
 - ◆ DCache Data Array (Detailed)
 - ◆ DCache L1 TLB A Array
 - ◆ DCache L1 TLB B Array
 - ◆ DCache L2 TLB Array
 - ◆ DCache Line Translator
 - ◆ DCache LRU Array
 - ◆ DCache Tag A Array
 - ◆ DCache Tag B Array
 - ◆ DCache Tag C Array
- + Debug Utilities
- + Download Tools
- + HyperTransport™ Technology
- + I/O Ports
- + Instruction Cache Arrays
- + JTAG Instructions
- + L2 Cache Arrays
- + Memory Debuggers
- + PCI Configuration
- + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

DCache Data Array 1 DCache Data Array (Detailed) 1

WAY	Index	Bank	SP	Data	P	EDD
0	000	0	0	F000E816F000E816	0	8D
0	000	1	0	F000E816F000E2C3	0	4C
0	000	2	0	F000FF54F000E816	0	96
0	000	3	0	F000E816F0007D38	0	82
0	000	4	0	F000E987F000FEA5	0	95
0	000	5	0	F000EF6FF000EF6F	0	8D
0	000	6	0	F000EF6FF000EF6F	0	8D
0	000	7	0	F000EF6FF000EF57	0	57
0	001	0	0	0000000000000000	0	0C
0	001	1	0	0000000000000000	0	0C
0	001	2	0	0000000000000000	0	0C
0	001	3	0	0000000000000000	0	0C
0	001	4	0	0000000000000000	0	0C
0	001	5	0	0000000000000000	0	0C
0	001	6	0	0000000000000000	0	0C
0	001	7	0	0000000000000000	0	0C
0	002	0	0	0000000000000000	0	0C
0	002	1	0	0000000000000000	0	0C
0	002	2	0	0000000000000000	0	0C
0	002	3	0	0000000000000000	0	0C
0	002	4	0	0000000000000000	0	0C
0	002	5	0	0000000000000000	0	0C
0	002	6	0	0000000000000000	0	0C
0	002	7	0	0000000000000000	0	0C
0	003	0	0	0000000000000000	0	0C
0	003	1	0	0000000000000000	0	0C

Start Index: Number of Indexes:

Way	0	1
Clear All	<input checked="" type="checkbox"/>	<input type="checkbox"/>



Feature Explorer

- ◆ APIC
- ◆ BTHB Debuggers
- ◆ Data Cache Arrays
 - ◆ DCache Data Array
 - ◆ DCache Data Array (Detailed)
 - ◆ DCache L1 TLB A Array
 - ◆ DCache L1 TLB B Array
 - ◆ DCache L2 TLB Array
 - ◆ DCache Line Translator
 - ◆ DCache LRU Array
 - ◆ DCache Tag A Array
 - ◆ DCache Tag B Array
 - ◆ DCache Tag C Array
- ◆ Debug Utilities
- ◆ Download Tools
- ◆ HyperTransport™ Technology
- ◆ I/O Ports
- ◆ Instruction Cache Arrays
- ◆ JTAG Instructions
- ◆ L2 Cache Arrays
- ◆ Memory Debuggers
- ◆ PCI Configuration
- ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

DCache Data Array 1					DCache Data Array (Detailed) 1					DCache L1 TLB A Array 1							
Index	SP	V	G	DGR	TPL	LinearTag	Cr3Tag	Wr	U	D	MT	RD	WD	TPH	PhysTag	Misc	EntryID
00	0	0	0	0	1	0000000F0	00	0	0	0	0	0	0	0	00000000	08	00
01	0	0	0	1	1	0000000AE	00	1	1	1	0	1	1	0	000000AE	08	01
02	0	0	0	1	1	0000000AE	00	1	1	1	0	1	1	0	000000AE	08	02
03	0	0	0	1	1	0000000AE	00	1	1	1	0	1	1	0	000000AE	08	03
04	0	0	0	1	0	0000000F5	00	1	1	1	0	1	0	0	000000F5	00	04

Start Index: Number of Indexes:



Feature Explorer

- + APIC
- + BTHB Debuggers
- Data Cache Arrays
 - ◆ DCache Data Array
 - ◆ DCache Data Array (Detailed)
 - ◆ DCache L1 TLB A Array
 - ◆ DCache L1 TLB B Array
 - ◆ DCache L2 TLB Array
 - ◆ DCache Line Translator
 - ◆ DCache LRU Array
 - ◆ DCache Tag A Array
 - ◆ DCache Tag B Array
 - ◆ DCache Tag C Array
- + Debug Utilities
- + Download Tools
- + HyperTransport™ Technology
- + I/O Ports
- + Instruction Cache Arrays
- + JTAG Instructions
- + L2 Cache Arrays
- + Memory Debuggers
- + PCI Configuration
- + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

DCache Data Array 1 | DCache Data Array (Detailed) 1 | DCache L1 TLB A Array 1 | DCache Line Translator 1 | **DCache LRU Array 1** | X

Index	LRU
00	01
01	01
02	01
03	01
04	01
05	01
06	01
07	01
08	01
09	01
0A	01
0B	01
0C	01
0D	01
0E	01
0F	01

Start Index: Number of Indexes:

Node 0 | Core 0 | Refresh | Wr Chgs | Wr All

HOT ON EXIT HDT EXIT PIP EXIT RES HDT RESET HDT INIT HDT SPI HDT RSM SET BRG SET RPSB DSBL BIST SING STEP STEP TRF FLUSH L2C FLUSH TLB RESET TRP DBRQ DSRT DBRQ DSRT DB REQ DB RDY POLL DBRQ REFR ALL CONS LOAD RUN REC ON REC OFF

- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - Data Cache Arrays
 - ◆ DCache Data Array
 - ◆ DCache Data Array (Detailed)
 - ◆ DCache L1 TLB A Array
 - ◆ DCache L1 TLB B Array
 - ◆ DCache L2 TLB Array
 - ◆ DCache Line Translator
 - ◆ DCache LRU Array
 - ◆ **DCache Tag A Array**
 - ◆ DCache Tag B Array
 - ◆ DCache Tag C Array
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

DCache Data Array (Detailed) 1 | DCache L1 TLB A Array 1 | DCache Line Translator 1 | DCache LRU Array 1 | **DCache Tag A Array 1**

WAY	Index	SP	WB	SMC	V	Wr	SP0	SP1	P	Tag
0	000	0	1	0	1	1	1	0	0	0000000
0	001	0	1	0	1	1	1	0	1	0000010
0	002	0	1	0	1	1	1	0	1	0000008
0	003	0	1	0	1	1	1	0	1	0000008
0	004	0	1	0	1	1	1	0	1	0000010
1	000	0	0	0	1	1	0	0	1	00000E0
1	001	0	1	0	1	1	1	0	0	0000000
1	002	0	1	0	1	1	1	0	1	0000010
1	003	0	1	0	1	1	1	0	1	0000010
1	004	0	1	1	1	0	0	1	0	0000000

Start Index: Number of Indexes:

Way	0	1
Clear All	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

Node 0 | Core 0 | Refresh | Wr Chgs | Wr All

- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - Instruction Cache Arrays
 - ◆ ICache Bimodal Counter Array
 - ◆ ICache Branch Selector Array
 - ◆ ICache Branch Target Array
 - ◆ ICache Data Array
 - ◆ ICache Data Array (Detailed)
 - ◆ ICache L1 TLB Array
 - ◆ ICache L2 TLB Array
 - ◆ ICache Line Translator
 - ◆ ICache LRU Array
 - ◆ ICache Predecode Array
 - ◆ ICache Tag A Array
 - ◆ ICache Tag C Array
 - + JTAG Instructions
 - L2 Cache Arrays
 - ◆ L2Cache Data Array
 - ◆ L2Cache Data Array (Detailed)
 - ◆ L2Cache ECC Scrub Register
 - ◆ L2Cache Line Translator
 - ◆ L2Cache Tag Array
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

a Array 1 | L2Cache Data Array (Detailed) 2 | L2Cache ECC Scrub Register 1 | L2Cache Tag Array 1 | **ICache Bimodal Counter Array 1** | < > X

Index	C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15
000	2	2	1	1	1	2	2	2	1	3	2	1	2	2	2	2
001	2	2	1	1	1	2	2	2	1	3	2	1	2	2	2	2
002	2	2	1	1	1	2	2	2	1	3	2	1	2	2	2	2
003	2	2	1	1	1	2	2	2	1	3	2	1	2	2	2	2
004	0	2	2	1	2	2	3	0	0	2	2	2	2	2	2	3
005	0	2	2	1	2	2	3	0	0	2	2	2	2	2	2	3
006	0	2	2	1	2	2	3	0	0	2	2	2	2	2	2	3
007	0	2	2	1	2	2	3	0	0	2	2	2	2	2	2	3
008	2	2	2	2	3	2	2	2	0	2	2	2	0	2	2	2
009	2	2	2	2	3	2	2	2	0	2	2	2	0	2	2	2
00A	2	2	2	2	3	2	2	2	0	2	2	2	0	2	2	2
00B	2	2	2	2	3	2	2	2	0	2	2	2	0	2	2	2
00C	2	2	2	0	3	2	2	2	2	3	0	2	2	2	2	2
00D	2	2	2	0	3	2	2	2	2	3	0	2	2	2	2	2
00E	2	2	2	0	3	2	2	2	2	3	0	2	2	2	2	2
00F	2	2	2	0	3	2	2	2	2	3	0	2	2	2	2	2

Start Index: Number of Indexes:



- Feature Explorer
- + ◆ APIC
 - + ◆ BTHB Debuggers
 - + ◆ Data Cache Arrays
 - + ◆ Debug Utilities
 - + ◆ Download Tools
 - + ◆ HyperTransport™ Technology
 - + ◆ I/O Ports
 - ◆ Instruction Cache Arrays
 - ◆ ICACHE Bimodal Counter Array
 - ◆ ICACHE Branch Selector Array
 - ◆ ICACHE Branch Target Array
 - ◆ ICACHE Data Array
 - ◆ ICACHE Data Array (Detailed)
 - ◆ ICACHE L1 TLB Array
 - ◆ ICACHE L2 TLB Array
 - ◆ ICACHE Line Translator
 - ◆ ICACHE LRU Array
 - ◆ ICACHE Predecode Array
 - ◆ ICACHE Tag A Array
 - ◆ ICACHE Tag C Array
 - + ◆ JTAG Instructions
 - ◆ L2 Cache Arrays
 - ◆ L2Cache Data Array
 - ◆ L2Cache Data Array (Detailed)
 - ◆ L2Cache ECC Scrub Register
 - ◆ L2Cache Line Translator
 - ◆ L2Cache Tag Array
 - + ◆ Memory Debuggers
 - + ◆ PCI Configuration
 - + ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

ICACHE Branch Selector Array 1

WAY	Index	SP	M0	M1	M2	M3	M4	M5	M6	M7	M8	D1	D2	D3	B1Info	B1A	B2Info	B2A	B3Info	B3A
0	000	0	1	0	0	0	0	0	0	0	0	0	0	0	8	0	0	0	0	0
0	001	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0
0	002	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	003	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	004	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	005	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	006	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	007	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	008	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	009	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	00A	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	00B	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	00C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	00D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	00E	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	00F	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	002	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	003	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	004	0	1	0	0	0	0	0	0	1	0	0	0	0	8	0	8	1	0	0
1	005	0	0	0	0	0	0	1	0	0	0	0	0	0	D	0	D	0	D	0
1	006	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	007	0	0	0	1	0	0	0	1	0	0	0	0	0	A	0	E	0	A	0
1	008	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Start Index: 0 Number of Indexes: 010

Way	0	1
Clear All	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

Feature Explorer

- + APIC
- + BTHB Debuggers
- + Data Cache Arrays
- + Debug Utilities
- + Download Tools
- + HyperTransport™ Technology
- + I/O Ports
- + Instruction Cache Arrays
- + JTAG Instructions
- + L2 Cache Arrays
 - ◆ L2Cache Data Array
 - ◆ L2Cache Data Array (Detailed)
 - ◆ L2Cache ECC Scrub Register
 - ◆ L2Cache Line Translator
 - ◆ L2Cache Tag Array
- + Memory Debuggers
- + PCI Configuration
- + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

L2Cache DataArray 1

WAY	Index	Bytes 63:56	Bytes 55:48	Bytes 47:40	Bytes 39:32	Bytes 31:24
0	000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
0	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
1	000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
1	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
2	000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
2	001	C000178AF000EFC7	F000F0A4F000FF53	F000FF53F000FE6E	F000E6F2F000E7A4	F000EFD2F000E82E
3	000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
3	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
4	000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
4	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
5	000	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF
5	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
6	000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
6	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
7	000	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF
7	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
8	000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
8	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
9	000	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF
9	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
A	000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
A	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
B	000	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF
B	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
C	000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
C	001	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000

Start Index: Number of Indexes:

Way	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Clear All	<input checked="" type="checkbox"/>															

5) Data, Instruction, and L2 Cache Line Translator

HDT Features



- Cache Line Translators

CONFIDENTIAL

- Display multiple cache array data corresponding to a DRAM address
 - DRAM address can be defined by Physical, Linear, Logical or Indexed format.
 - Automatically translate the address into cache way and index to retrieve multi cache array info for the input definition.
- Cache Line Translator features
 - ICache Line Translator
 - DCache Line Translator
 - L2Cache Line Translator



Feature Explorer

- ◆ APIC
- ◆ BTHB Debuggers
- ◆ Data Cache Arrays
 - ◆ DCache Data Array
 - ◆ DCache Data Array (Detailed)
 - ◆ DCache L1 TLB A Array
 - ◆ DCache L1 TLB B Array
 - ◆ DCache L2 TLB Array
 - ◆ DCache Line Translator
 - ◆ DCache LRU Array
 - ◆ DCache Tag A Array
 - ◆ DCache Tag B Array
 - ◆ DCache Tag C Array
- ◆ Debug Utilities
- ◆ Download Tools
- ◆ HyperTransport™ Technology
- ◆ I/O Ports
- ◆ Instruction Cache Arrays
- ◆ JTAG Instructions
- ◆ L2 Cache Arrays
- ◆ Memory Debuggers
- ◆ PCI Configuration
- ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

DCache Line Translator 1

Address: F000 : 0000000000000ED82 Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

000000000000FED82 (Linear) = 000000000000FED82 (Physical)

DCache Tag A Array

WAY	Index	SP	WB	SMC	V	Wr	SPO	SPI	P	Tag
0	1B6	0	1	0	1	1	1	0	0	0000006
1	1B6	0	1	0	1	1	1	0	1	000000E

DCache Tag C Array

WAY	Index	SP	S	D	V	WB	L2	SPO	SPI	P	Tag
0	1B6	0	0	1	1	1	1	1	0	0	0000006
1	1B6	0	0	1	1	1	1	1	0	1	000000E

DCache Data Array

WAY	Index	Bytes 63:56	Bytes 55:48	Bytes 47:40	Bytes 39:32	Bytes 31:24
0	1B6	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
1	1B6	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000

DCache L1 TLB A Array

Index	SP	V	G	DGR	TPL	LinearTag	Cr3Tag	Wr	U	D	MT	RD	WD	TPH	PhysTag	Misc	EntryID
00	0	0	0	0	1	0000000F0	00	0	0	0	0	0	0	0	0000000	08	00
01	0	0	0	1	1	0000000AE	00	1	1	1	0	1	1	0	00000AE	08	01
02	0	0	0	1	1	0000000AE	00	1	1	1	0	1	1	0	00000AE	08	02
03	0	0	0	1	1	0000000AE	00	1	1	1	0	1	1	0	00000AE	08	03
04	0	0	0	1	0	0000000F5	00	1	1	1	0	1	0	0	00000F5	00	04
05	0	0	0	1	0	0000000AF	00	1	1	1	0	1	1	1	00000AF	08	05
06	0	0	0	1	0	000000000	00	1	1	1	6	1	1	1	0000000	09	06
07	0	0	0	1	1	0000000FE	00	1	1	1	0	1	0	1	00000FE	00	07
08	0	0	0	1	0	0000000AF	00	1	1	1	0	1	1	1	00000AF	08	08
09	0	0	0	1	1	0000000AE	00	1	1	1	0	1	1	0	00000AE	08	09
0A	0	0	0	1	1	0000000FD	00	1	1	1	0	1	0	1	00000FD	00	0A
0B	0	0	0	1	1	0000000AE	00	1	1	1	0	1	1	0	00000AE	08	0B
0C	0	0	0	1	1	0000000AE	00	1	1	1	0	1	1	0	00000AE	08	0C



- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - Instruction Cache Arrays
 - ◆ ICache Bimodal Counter Array
 - ◆ ICache Branch Selector Array
 - ◆ ICache Branch Target Array
 - ◆ ICache Data Array
 - ◆ ICache Data Array (Detailed)
 - ◆ ICache L1 TLB Array
 - ◆ ICache L2 TLB Array
 - ◆ ICache Line Translator
 - ◆ ICache LRU Array
 - ◆ ICache Predecode Array
 - ◆ ICache Tag A Array
 - ◆ ICache Tag C Array
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

ICache Line Translator 2

Address: F000:000000000000ED82 Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

0000000000FED82 (Linear) = 0000000000FED82 (Physical)

ICache Tag A Array

WAY	Index	SP	State	V	VP	StP	TP	Tag
0	1B6	0	3	0	1	0	1	FFFFFFF
1	1B6	0	3	0	1	0	1	FFFFFFF

ICache Tag C Array

WAY	Index	SP	State	V	VP	StP	TP	Tag
0	1B6	0	3	0	1	0	1	FFFFFFF
1	1B6	0	3	0	1	0	1	FFFFFFF

ICache Data Array

WAY	Index	Bytes 63:56	Bytes 55:48	Bytes 47:40	Bytes 39:32	Bytes 31:24
0	1B6	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF
1	1B6	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF

ICache Predecode Array

WAY	Index	SP	EndBits	P
0	1B6	0	FFFFFFFFFFFFFFFF	1
1	1B6	0	FFFFFFFFFFFFFFFF	1

ICache Branch Selector Array

WAY	Index	SP	M0	M1	M2	M3	M4	M5	M6	M7	M8	D1	D2	D3	B1Info	B1A	B2Info	B2A	B3Info	B3A
0	6D8	0	1	1	1	1	1	1	1	1	1	1	1	1	F	1	F	1	F	1
1	6D8	0	1	1	1	1	1	1	1	1	1	1	1	1	F	1	F	1	F	1

ICache L1 TLB Array

Index	SP	V	G	DGR	TPL	LinearTag	Cr3Tag	Wr	U	D	MT	RD	WD	TPH	PhysTag	Misc	HC	L2P	EntryID
00	0	0	0	0	1	0000000F8	00	0	1	0	0	1	0	1	00000F8	0	0	0	00
01	0	0	0	0	1	0000000FE	00	0	1	0	0	1	0	1	00000FE	0	0	0	01
02	0	0	0	0	1	0000000A8	00	0	1	0	0	1	0	1	00000A8	0	0	0	02
03	0	0	0	0	0	0000000A9	00	0	1	0	0	1	0	0	00000A9	0	0	0	03



Feature Explorer

- + APIC
- + BTHB Debuggers
- + Data Cache Arrays
- + Debug Utilities
- + Download Tools
- + HyperTransport™ Technology
- + I/O Ports
- + Instruction Cache Arrays
- + JTAG Instructions
- + L2 Cache Arrays
 - + L2Cache Data Array
 - + L2Cache Data Array (Detailed)
 - + L2Cache ECC Scrub Register
 - + L2Cache Line Translator
 - + L2Cache Tag Array
- + Memory Debuggers
- + PCI Configuration
- + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

L2Cache Line Translator 1

Address: F000:000000000000ED82 Addr Type: Index
 Segment: CS Sel Offset: rIP + 0000000000000000

000000000000FED82 (Linear) = 000000000000FED82 (Physical)

L2 Tag Array

WAY	Index	REDUN	SP	SE	S	State	D	V	IxD	VP	TECC	Tag	LRU
0	3B6	0	0	0	0	6	1	1	0	1	09	00000BF	0FDB9753
1	3B6	0	0	0	0	6	1	1	0	1	20	000000F	0FDB9753
2	3B6	0	0	0	0	6	1	1	0	1	42	000004F	0FDB9753
3	3B6	0	0	0	0	0	0	0	0	0	21	0010187	0FDB9753
4	3B6	0	0	0	0	6	1	1	0	1	68	0000047	0FDB9753
5	3B6	0	0	0	0	0	0	0	0	0	0A	0010287	0FDB9753
6	3B6	0	0	0	0	6	1	1	0	1	6D	000003F	0FDB9753
7	3B6	0	0	0	0	0	0	0	0	0	62	0010387	0FDB9753
8	3B6	0	0	0	0	6	1	1	0	1	47	0000037	0FDB9753
9	3B6	0	0	0	0	0	0	0	0	0	0C	0010487	0FDB9753
A	3B6	0	0	0	0	6	1	1	0	1	6B	0000027	0FDB9753
B	3B6	0	0	0	0	0	0	0	0	0	64	0010587	0FDB9753
C	3B6	0	0	0	0	6	1	1	0	1	0C	000001F	0FDB9753
D	3B6	0	0	0	0	0	0	0	0	0	4F	0010687	0FDB9753
E	3B6	0	0	0	0	6	1	1	0	1	26	0000017	0FDB9753
F	3B6	0	0	0	0	6	1	1	0	1	23	00000B7	0FDB9753

L2 Data Array

WAY	Index	Bytes 63:56	Bytes 55:48	Bytes 47:40	Bytes 39:32	Bytes 31:24
0	3B6	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
1	3B6	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
2	3B6	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
3	3B6	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
4	3B6	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000
5	3B6	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF	FFFFFFFFFFFFFFFF
6	3B6	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000

6) Debug Utilities

HDT Features

- Debug Utilities



CONFIDENTIAL

- Breakpoints
 - Define hardware breakpoints.
 - Setup conditional breakpoint.
 - Setup advanced breakpoint functions, such as breakpoint on exception.
 - Define software breakpoints using INT3 instruction on DRAM.
- Cache Diagnostic Loader
 - A special utility for ICache and DCache diagnostic
- Event Analyzer
 - A full logical analyzer, similar to TLA.
 - A new design that can define criteria and event on any node or core.
 - User can define as many clauses and states as possible.
- ICache Disassembly
 - Debug instructions in ICache



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - Event Analyzer
 - ICache Disassembly
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

Breakpoints 1 | Cache Diagnostic Loader 1 | Cache Line Translator 1 | Event Analyzer 1 | ICache Disassembly 1 | Binary File Loader 1

Hardware Breakpoints


	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Local Enabled	BP Pin	Reset BP
DR0	000 0000 0000 0000	<input type="checkbox"/> G0	Instruction Fetc	Byte	<input type="checkbox"/> L0	<input type="checkbox"/>	Clear BP0
DR1	000 0000 0000 0000	<input type="checkbox"/> G1	Instruction Fetc	Byte	<input type="checkbox"/> L1	<input type="checkbox"/>	Clear BP1
DR2	000 0000 0000 0000	<input type="checkbox"/> G2	Instruction Fetc	Byte	<input type="checkbox"/> L2	<input type="checkbox"/>	Clear BP2
DR3	000 0000 0000 0000	<input type="checkbox"/> G3	Instruction Fetc	Byte	<input type="checkbox"/> L3	<input type="checkbox"/>	Clear BP3

GD Redirect **Advanced >>** Break On SMM Conditional BP << Write All upon Reset

DR7	000 0040 0	DBG_CTL_MSR2	000 0000 0
Global Exact Enabled	<input type="checkbox"/> GE	Data Match BPs	Address Match Only
Local Exact Enabled	<input type="checkbox"/> LE	3DNow! causes #DNA	<input type="checkbox"/> 3DNow
ExcpBP_RIP	000 0000 0000 0000	MMX causes #DNA	<input type="checkbox"/> MMX
ExcpBP_RIP_MASK	000 0000 0000 0000	x86 causes #DNA	<input type="checkbox"/> FPU
ExcpBP_Ctl	000 0000 0	SSE causes #DNA	<input type="checkbox"/> DSSE
Enable Except BP	<input type="checkbox"/> XEN	Signature on BP	<input type="checkbox"/> SBP
Excpt/Int Vector	0x00 - DE	Enter HDT Mode	<input type="checkbox"/> EHM
DR0_Data_Match	000 0000 0000 0000	DebugStatus	000 0000 0
DR0_Data_Mask	000 0000 0000 0000	DR6	FFF 0FFF 0
DR0_ADDR_MASK	000 0000 0	CR4	000 0000 0
McodeCtl	000 0000 0		

Software Breakpoints:

Add	Linear Address	Enabled	Action
<input type="button" value="Remove All"/>			



- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - ET Event Analyzer
 - ICache Disassembly
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

Hardware Breakpoints

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Local Enabled	BP Pin	Reset BP
DR0	000 0000 0000 0000	<input type="checkbox"/> G0	Instruction Fetc	Byte	<input type="checkbox"/> L0	<input type="checkbox"/>	Clear BP0
DR1	000 0000 0000 0000	<input type="checkbox"/> G1	Instruction Fetc	Byte	<input type="checkbox"/> L1	<input type="checkbox"/>	Clear BP1
DR2	000 0000 0000 0000	<input type="checkbox"/> G2	Instruction Fetc	Byte	<input type="checkbox"/> L2	<input type="checkbox"/>	Clear BP2
DR3	000 0000 0000 0000	<input type="checkbox"/> G3	Instruction Fetc	Byte	<input type="checkbox"/> L3	<input type="checkbox"/>	Clear BP3

GD Redirect Write All upon Reset

HDT_CFG	000 00000
Conditional HDT Compare Reg Address	RAX
False Branch	Enter HDT
True Branch	Enter HDT
Enable Conditional HDT	<input type="checkbox"/> CHDT_EN
Disable Snoops in HDT	<input type="checkbox"/> SNP_DIS
CondHDT_value	000 0000 0000 0000
CondHDT_value_MASK	000 0000 0000 0000

Software Breakpoints:

Linear Address	Enabled	Action
----------------	---------	--------

“Conditional BP” available to further filter condition triggered through Hardware Breakpoints. For example, user may specify to break on any I/O access to port 80, but user can further filter with “Conditional BP” to actually break if AL = 0x10.

- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - Debug Utilities
 - ◆ Breakpoints
 - ◆ Cache Diagnostic Loader
 - ◆ Cache Line Translator
 - ET Event Analyzer
 - ◆ ICache Disassembly
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

Breakpoints 1 | Cache Diagnostic Loader 1 | Cache Line Translator 1 | Event Analyzer 1 | ICache Disassembly 1 | Binary File Loader 1

Hardware Breakpoints

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Local Enabled	BP Pin	Reset BP
DR0	000 0000 0000 0000	<input type="checkbox"/> G0	Instruction Fetc	Byte	<input type="checkbox"/> L0	<input type="checkbox"/>	Clear BP0
DR1	000 0000 0000 0000	<input type="checkbox"/> G1	Instruction Fetc	Byte	<input type="checkbox"/> L1	<input type="checkbox"/>	Clear BP1
DR2	000 0000 0000 0000	<input type="checkbox"/> G2	Instruction Fetc	Byte	<input type="checkbox"/> L2	<input type="checkbox"/>	Clear BP2
DR3	000 0000 0000 0000	<input type="checkbox"/> G3	Instruction Fetc	Byte	<input type="checkbox"/> L3	<input type="checkbox"/>	Clear BP3


GD Redirect

 Write All upon Reset

HDT_CFG	000 0000
Conditional HDT Compare Reg Address	RAX
False Branch	Enter HDT
True Branch	Enter HDT
Enable Conditional HDT	<input type="checkbox"/> CHDT_EN
Disable Snoops in HDT	<input type="checkbox"/> SNP_DIS
CondHDT_value	000 0000 0000 0000
CondHDT_value_MASK	000 0000 0000 0000

Software Breakpoints:

	Linear Address	Enabled	Action
1	000 0000 0000 0000	<input type="checkbox"/>	Remove



This feature is available for customers to receive or write own diagnostic test suite to be downloaded and executed out of cache.

- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - Debug Utilities
 - ◆ Breakpoints
 - ◆ Cache Diagnostic Loader
 - ◆ Cache Line Translator
 - ET Event Analyzer
 - ◆ ICache Disassembly
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBRq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

Breakpoints 1 | **Cache Diagnostic Loader 1** | Cache Line Translator 1 | Event Analyzer 1 | ICache Disassembly 1 | Binary File Loader 1

Diagnostic Path:

Diagnostic Arguments:

	Value
Arg 1	0000000000000000
Arg 2	0000000000000000
Arg 3	0000000000000000
Arg 4	0000000000000000
Arg 5	0000000000000000
Arg 6	0000000000000000
Arg 7	0000000000000000
Arg 8	0000000000000000



- Feature Explorer
- ◆ APIC
 - ◆ BTHB Debuggers
 - ◆ Data Cache Arrays
 - ◆ Debug Utilities
 - ◆ Breakpoints
 - ◆ Cache Diagnostic Loader
 - ◆ Cache Line Translator
 - ◆ Event Analyzer
 - ◆ ICache Disassembly
 - ◆ Download Tools
 - ◆ HyperTransport™ Technology
 - ◆ I/O Ports
 - ◆ Instruction Cache Arrays
 - ◆ JTAG Instructions
 - ◆ L2 Cache Arrays
 - ◆ Memory Debuggers
 - ◆ PCI Configuration
 - ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1					

Refresh Auto Refresh

Breakpoints 1 | Cache Diagnostic Loader 1 | **Cache Line Translator 1** | Event Analyzer 1 | ICache Disassembly 1 | Binary File Loader 1

Address	Addr Type
0000000000000000	Linear
Segment	Offset
	+

Data Cache
 Instruction Cache
 L2 Cache
 Translate



- Feature Explorer
 - APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - Event Analyzer**
 - ICache Disassembly
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instruction

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1					

Breakpoints 1 | Cache Diagnostic Loader 1 | Cache Line Translator 1 | **Event Analyzer 1** | ICache Disassembly 1 | Binary File Loader 1

State 1	
If	TRUE
Then	Do Nothing

This feature is SOFTWARE-driven, and can be used for further filtering if and only if a HARDWARE breakpoint has been set and triggered. Therefore, this feature will not be triggered and the conditions in this feature will not be evaluated unless a HARDWARE breakpoint has been HIT!!

Current State : 1

Counter 1	Counter 2	Counter 3	Counter 4
0000000000000000	0000000000000000	0000000000000000	0000000000000000
Reset	Reset	Reset	Reset

Force HDT On Polling Delay : ms

Polling DBRdy

- Comparison between Event Trigger and Conditional Breakpoint

Features	Controlled by	Functionality	Performance
Conditional Breakpoint	Processor micro-code	Limited GPR and CR2; no multi-states; Only apply for one core	Very high speed
Event Analyzer	Fully by HDT	Complete logical analysis definitions and full process report No boundary limitation between nodes and cores	Slow. Speed depends on HDT connector and software

- Feature Explorer
- ◆ APIC
 - ◆ BTHB Debuggers
 - ◆ Data Cache Arrays
 - ◆ Debug Utilities
 - ◆ Breakpoints
 - ◆ Cache Diagnostic Loader
 - ◆ Cache Line Translator
 - ◆ Event Analyzer
 - ◆ ICache Disassembly
 - ◆ Download Tools
 - ◆ HyperTransport™ Technology
 - ◆ I/O Ports
 - ◆ Instruction Cache Arrays
 - ◆ JTAG Instructions
 - ◆ L2 Cache Arrays
 - ◆ Memory Debuggers
 - ◆ PCI Configuration
 - ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

Breakpoints 1 | Cache Diagnostic Loader 1 | Cache Line Translator 1 | Event Analyzer 1 | **ICache Disassembly 1** | Binary File Loader 1

Tag	00000FE	Line Index	1B 6	Offset	02	Breakpoints
Number Of Lines	020	Physical Address	00000000000FED82	CS:rIP		

BP	Address	Opcodes	Mnemonic	Code	Size

Node 0 | Core 0 | Refresh | Wr Chgs

7) Download Tools

HDT Features

- Download Tools



CONFIDENTIAL

- Binary File Loader
 - Export target memory buffer, either DRAM or PCI, to a binary file.
 - Import binary file of memory, ICache, DCache or L2 Cache buffer, and then load it to target.
 - Import binary microcode file to load it to target processor.
- Save Text Report
 - Retrieve target info/data and then generate a text file to report the result.
 - The feature covers
 - All registers
 - Memory and Disassembly
 - Cache info
 - PCI info

- Feature Explorer
- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
 - Binary File Loader
 - Save Text Reports
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

Binary File Loader 2

Export target memory to binary file

Address	0000000000000000	Addr Type	Linear
Segment		Offset	+
Num of Bytes	00000200	Phys Type	Auto

Full Path File Name:

This feature is used to download/export data files to/from user's target system. User can specify action, address, and location of file.



- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - ◆ Binary File Loader
 - ◆ Save Text Reports
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

Binary File Loader 2

Export target memory to binary file

0000000000000000 Addr Type Linear

Offset +

Bus Type Auto

Full Path File Name: Browse...

Execute



Save As

Save in: trash

- Debug
- hdt6
- LinuxCpuFreqD
- ListCtrlDemo
- res
- _CodingTest[1].doc
- ~\$ntis_word.doc
- cpudump.txt
- cpuregdump.txt
- ListCtrlDemo.zip
- Mantis_word.doc
- msrdump.MSR
- MyPropertyCtrl.positions
- w2k3sp1_1218_usa_x86fre_spcd.iso

File name: gprcompact

Save as type:

Save Cancel

Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
				<input type="checkbox"/> Auto Refresh

MSR

Columns per line 8

Addr Type Linear

Display Size 32 bits

Code Size: Auto

Addr Type Linear


Save

255 PCI Config Space

Browse...

Export Report

Node 0 Core 0



Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1					

Binary File Loader 2 Save Text Reports 2

```
gprcompact - WordPad
File Edit View Insert Format Help Send
[Icons]
General Register (Compact)
rIP          rAX          rBX          rCX          rDX          rSF
000000000000ED82 000000000000622C 0000000000000000 0000000038005803 0000000006060000 0000000000000000
```

This example shows a text file dump of the GPR (General Purpose Registers).

Export Report

Node 0 Core 0

8) HyperTransport

HDT Features



- HyperTransport™ Technology

CONFIDENTIAL

- HyperTransport™ Memory Map
 - Debugger of target HyperTransport™ memory map buffer.
- HyperTransport™ Trace Control
 - Use a trace logic definition to filter which packets to monitor.
 - Define a trace buffer.
- HyperTransport™ Trace Data Viewer
 - Dump trace buffer from target.
 - Interpret the source and destination of each HyperTransport™ packet.
- HyperTransport™ Trace Registers
 - Standard register viewer to fully expose the registers for HyperTransport™ trace analysis.



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
 - HyperTransport™ Memory Map
 - HyperTransport™ Trace Control**
 - HyperTransport™ Trace Data Viewer
 - HyperTransport™ Trace Registers
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

HyperTransport™ Trace Registers 2

Trace Start and Capture Conditions

If	[None]
Then	Start and Capture [None]

Trace Stop Conditions

If	[None]
Then	Stop Tracing

HyperTransport™ Trace Control 2

User can filter which packets to monitor through the if/then statements for both the START and STOP conditions.

BIOS had a "Trace Buffer" option to allocate memory. A 64MB chunk was allocated. This base can be changed to a user-defined region to the flush 28-packet internal trace buffer.

View data from Address Range:

Start Address	Start Address Type
000000001B000000	Trace Buffer Base
Stop Address	Stop Address Type
0000000000000100	Number of Bytes (+)

Start Trace Analyze Data Advanced Setup

HyperTransport™ Node 0 Refresh Wr Chgs Wr All

Clause Definition

If

Item	+/-
	Remove
	Add
Performance Monitor Event 2	▲
Performance Monitor Event 1	▲
Performance Monitor Event 0	▲
DBREQ assertion	■
Command Trigger 0	▼
Command Trigger 1	▼

Then Stop Tracing

OK

Cancel

User selects what causes/stops a trace-buffering session.

View data from Address Range:

Start Address	Start Address Type
000000001B000000	Trace Buffer Base ▼
Stop Address	Stop Address Type
0000000000000100	Number of Bytes (+) ▼

Start Trace

Analyze Data

Advanced Setup

HyperTransport™ Node 0 ▼

Refresh

Wr Chgs

Wr All



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
 - HyperTransport™ Memory Map
 - HyperTransport™ Trace Control
 - HyperTransport™ Trace Data Viewer
 - HyperTransport™ Trace Registers
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debug
- PCI Config
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

HyperTransport™ Trace Registers 2

HyperTransport™ Trace Control 2

Trace Start and Capture Conditions

If	Then
Anything	Start and Capture All Commands to SrcPtr[4:0] (System Request Interface, Memory Controller, HT Link 0, HT Link 1, HT Link 2) And All Commands to DstPtr[4:0] (System Request Interface, Memory Controller, HT Link 0, HT Link 1, HT Link 2) And Data Associated with SrcPtr/DstPtr Commands

Trace Stop Conditions

If	Then
DBREQ assertion	Stop Tracing

After making selection, press "Wr Chngs" or "Write All" to submit changes.

View data from Address Range:

Start Address	Start Address Type
000000001B000000	Trace Buffer Base
Stop Address	Stop Address Type
0000000000000100	Number of Bytes (+)

Start Trace Analyze Data Advanced Setup

HyperTransport™ Node 0 Refresh Wr Chgs Wr All



- Feature Explorer
- + ◆ APIC
 - + ◆ BTHB Debuggers
 - + ◆ Data Cache Arrays
 - + ◆ Debug Utilities
 - + ◆ Download Tools
 - ◆ HyperTransport™ Technology
 - ◆ HyperTransport™ Memory Map
 - ◆ HyperTransport™ Trace Control
 - ◆ HyperTransport™ Trace Data Viewer
 - ◆ HyperTransport™ Trace Registers
 - + ◆ I/O Ports
 - + ◆ Instruction Cache Arrays
 - + ◆ JTAG Instructions
 - + ◆ L2 Cache Arrays
 - + ◆ Memory Debuggers
 - + ◆ PCI Configuration
 - + ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

HyperTransport™ Trace Registers 2 **HyperTransport™ Trace Control 2**

Trace Start and Capture Conditions	
If	Anything
Then	Start and Capture All Commands to SrcPtr[4:0] (System Request Interface, Memory Controller, HT Link 0, HT Link 1, HT Link 2) And All Commands to DstPtr[4:0] (System Request Interface, Memory Controller, HT Link 0, HT Link 1, HT Link 2) And Data Associated with SrcPtr/DstPtr Commands
Trace Stop Conditions	
If	DBREQ assertion
Then	Stop Tracing

Use color-coding as visual aid to what has been written/modified Or press "Refresh" to retrieve most recent.

View data from Address Range:

Start Address	Start Address Type
000000001B000000	Trace Buffer Base
Stop Address	Stop Address Type
0000000000000100	Number of Bytes (+)

Start Trace Analyze Data Advanced Setup HyperTransport™ Node 0 Refresh Wr Chgs Wr All

HDT ON EXIT HDT EXIT F1P EXIT RES HDT RESET HDT INIT HDT SM1 HDT RSM SET DBREQ SET DBRDY DBREQ RST SING STEP STEP TFER FLUSH CACHE FLUSH TLB RESET TRP DBREQ SSRT DBREQ DSRT DB REQ DB RDY POLL DBREQ REFRESH ALL

CONDN LOAD RUN REF DB REF GET

- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - HyperTransport™ Memory Map
 - HyperTransport™ Trace Control
 - HyperTransport™ Trace Data Viewer
 - HyperTransport™ Trace Registers
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

HyperTransport™ Trace Registers 2 **HyperTransport™ Trace Control 2**

Trace Start and Capture Conditions

If	Anything
Then	Start and Capture All Commands to SrcPtr[4:0] (System Request Interface, Memory Controller, HT Link 0, HT Link 1, HT Link 2) And All Commands to DstPtr[4:0] (System Request Interface, Memory Controller, HT Link 0, HT Link 1, HT Link 2) And Data Associated with SrcPtr/DstPtr Commands

Trace Stop Conditions

If	DBREQ assertion
Then	Stop Tracing

Pressing "Start Trace" will enable the correct bits in the "Start Control" register to prepare to start the buffering.

View data from Address Range:

Start Address	Start Address Type
000000001B000000	Trace Buffer Base
Stop Address	Stop Address Type
000000000000100	Number of Bytes (+)

HDT ON EXIT HDT EXIT TIP EXIT RES HDT RESET HDT INIT HDT SM1 HDT RSM SET DRQ SET DRQ INSTR RST SING STEP STEP TFER FLUSH CACHE FLUSH TLB RESET TRP DBRQ JSRT DBRQ DSRT DB REQ DB RDV POLL DRQV REFR ALL

- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - HyperTransport™ Memory Map
 - HyperTransport™ Trace Control
 - HyperTransport™ Trace Data Viewer
 - HyperTransport™ Trace Registers
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

HyperTransport™ Trace Registers 2 | HyperTransport™ Trace Control 2

Register	Offset	Value
Time Stamp Counter Low	000000B0	8A3 86CF C
Time Stamp Counter High	000000B4	000 0000 E
Trace Buffer Base/Limit Address	000000B8	001 E001 B
Trace Buffer Address Pointer	000000BC	006 C000 0
Trace Control	000000C0	001 0000 1
Trace Start	000000C4	000 0000 0
Trace Stop	000000C8	008 0000 0
Trace Capture	000000CC	9F1 F000 0
Trigger Event 0 Command Low	000000D0	000 0000 0
Trigger Event 0 Command High	000000D4	000 0000 0
Trigger Event 0 Mask Low	000000D8	000 0000 0
Trigger Event 0 Mask High	000000DC	000 0000 0
Trigger Event 1 Command Low	000000E0	000 0000 0
Trigger Event 1 Command High	000000E4	000 0000 0
Trigger Event 1 Mask Low	000000E8	000 0000 0

**Pressing "Start Trace" modified these bits.
User can right click on the value and view the subfield details.
The selections from the previous screen also modifies the appropriate registers.**

NB_CFG	NB_CFG	Transaction Control
<input type="checkbox"/> Disable MCT-SRI Bypass	<input type="checkbox"/> Disable SRI-MCT Bypass	<input type="checkbox"/> Sequence ID source node enable



- Feature Explorer
 - APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - HyperTransport™ Memory Map
 - HyperTransport™ Trace Control
 - HyperTransport™ Trace Data Viewer
 - HyperTransport™ Trace Registers
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

HyperTransport™ Trace Registers 2 | HyperTransport™ Trace Control 2

Register	Offset	Value
Time Stamp Counter Low	000000B0	ABB2B9CC
Time Stamp Counter High	000000B4	00000048
Trace Buffer Base/Limit Address	000000B8	001E001B
Trace Buffer Address Pointer	000000BC	006C0000
Trace Control	000000C0	00100001
Trace Start	000000C4	00000000
Trace Stop	000000C8	00800000
Trace Capture	000000CC	9F1F0000
Trigger Event 0 Command Low	000000D0	00000000

Pressing "Start Now" STARTS the actual buffering.

Trigger Event 1 Mask Low	000000E8	00000000
Trigger Event 1 Mask High	000000EC	00000000

NB_CFG	NB_CFG	Transaction Control
<input type="checkbox"/> Disable MCT-SRI Bypass	<input type="checkbox"/> Disable SRI-MCT Bypass	<input type="checkbox"/> Sequence ID source node enable

Start Now Stop Now HyperTransport™ Node 0 Refresh Wr Chgs Wr All



- Feature Explorer
 - APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - HyperTransport™ Memory Map
 - HyperTransport™ Trace Control
 - HyperTransport™ Trace Data Viewer
 - HyperTransport™ Trace Registers
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

HyperTransport™ Trace Registers 2 | HyperTransport™ Trace Control 2

Register	Offset	Value
Time Stamp Counter Low	000000B0	408 6233 2
Time Stamp Counter High	000000B4	000 0005 1
Trace Buffer Base/Limit Address	000000B8	001 E001 B
Trace Buffer Address Pointer	000000BC	006 C004 3
Trace Control	000000C0	001 0000 1
Trace Start	000000C4	000 0000 0
Trace Stop	000000C8	008 0000 0
Trace Capture	000000CC	9F1 F000 0
Trigger Event 0 Command Low	000000D0	000 0000 0
Trigger Event 0 Command High	000000D4	000 0000 0
Trigger Event 0 Mask Low	000000D8	000 0000 0
Trigger Event 0 Mask High	000000DC	000 0000 0

To verify that flushing of trace buffer is happening, user can press the "Refresh" button and see that the "Trace Buffer Address Pointer" is incrementing.

NB_CFG	NB_CFG	Transaction Control
<input type="checkbox"/> Disable MCT-SRI Bypass	<input type="checkbox"/> Disable SRI-MCT Bypass	<input type="checkbox"/> Sequence ID source node enable

Start Now Stop Now HyperTransport™ Node 0 Refresh Wr Chgs Wr All



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
 - HyperTransport™ Memory Map
 - HyperTransport™ Trace Control
 - HyperTransport™ Trace Data Viewer
 - HyperTransport™ Trace Registers
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

HyperTransport™ Trace Registers 2

HyperTransport™ Trace Control 2

Trace Start and Capture Conditions

If	Then
[None]	Start and Capture All Commands to SrcPtr[4:0] (System Request Interface, Memory Controller, HT Link 0, HT Link 1, HT Link 2) And All Commands to DstPtr[4:0] (System Request Interface, Memory Controller, HT Link 0, HT Link 1, HT Link 2) And Data Associated with SrcPtr/DstPtr Commands

Trace Stop Conditions

If	Then
DBREQ assertion	Stop Tracing

Go back to the "Trace Control" page, and press "Analyze Data" to view a breakdown of the captured packets.

View data from Address Range

Start Address	Start Address Type
000000001B000000	Trace Buffer Base
Stop Address	Stop Address Type
0000000000000100	Number of Bytes (+)

Start Trace

Analyze Data

Advanced Setup

HyperTransport™ Node 0

Refresh

Wr Chgs

Wr All

HDT ON EXIT HDT EXIT TIP EXIT RES HDT RESET HDT INIT HDT SM HDT RSM SET SET DBRQ SING STEP STEP FLUSH FLUSH RESET TRP DBRQ DBRQ DB REQ DB RDV POLL REFR REFR ALL

- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Te...
 - HyperTransport™
 - HyperTransport™
 - HyperTransport™
 - HyperTransport™
 - I/O Ports
 - I/O Access
 - Instruction Cache Arr
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024

HyperTransport™ Trace Control 1 | HyperTransport™ Trace Registers 1 | I/O Access 1 | **HyperTransport™ Trace Data Viewer 2**

Physical Address	Node	Quadword	Ctrl Byte	Type	Src->Dest	Route Info	Command Type	Addr
000000001B000008	00	5F35535F00000000	A6	DAT	SRI-->HTO		data= 5F35535F00000000	
000000001B000010	00	00000025C06C7960	03	TSC				
000000001B000018	00	0003B65843C00611	35	CwD	HTO-->SRI	U6.0.0	Cmd=RdSized(Coherent, Normal, Byte, Non-posted)	3B6584C
000000001B000020	00	00000025C06C92A6	03	TSC				
000000001B000088	00	0003B6580000C630	A5	CwD	SRI-->HTO	U6.0	Cmd=RdResponse	
000000001B000090	00	00000025C06C9338	03	TSC				
000000001B000098	00	5F35535F00000000	A6	DAT	SRI-->HTO		data= 5F35535F00000000	
000000001B0000A0	00	00000025C06C9339	03	TSC				
000000001B0000B8	00	0003B65843C00611	35	CwD	HTO-->SRI	U6.0.0	Cmd=RdSized(Coherent, Normal, Byte, Non-posted)	3B6584C
000000001B0000C8	00	00000025C06CAC86	03	TSC				
000000001B000138	00	0003B6580000C630	A5	CwD	SRI-->HTO	U6.0	Cmd=RdResponse	
000000001B000148	00	00000025C06CAD4D	03	TSC				
000000001B000150	00	5F35535F00000000	A6	DAT	SRI-->HTO		data= 5F35535F00000000	
000000001B000158	00	00000025C06CAD5C	03	TSC				
000000001B000160	00	0003B65843C00611	35	CwD	HTO-->SRI	U6.0.0	Cmd=RdSized(Coherent, Normal, Byte, Non-posted)	3B6584C
000000001B000168	00	00000025C06CC6A6	03	TSC				
000000001B0001D0	00	0003B6580000C630	A5	CwD	SRI-->HTO	U6.0	Cmd=RdResponse	
000000001B0001D8	00	00000025C06CC734	03	TSC				
000000001B0001E0	00	5F35535F00000000	A6	DAT	SRI-->HTO		data= 5F35535F00000000	
000000001B0001E8	00	00000025C06CC735	03	TSC				

Start Address
 Trace Buffer Base
 Trace Buffer Offset
 Trace Buffer Limit
 Number of Bytes (+)
 Stop Address
 Number of Bytes (-)
 Number of Bytes (+)

Filters

- 0 Text Filter
- 1 Add Timestamps
- 2 Merge ALL by Adjusted Timestamps (A)
- 3 Merge ALL by Timestamps (ALL only)
- 4 Filter by Command (needs input)

Filter Input:

Apply Filter

Remove Filter

HyperTransport Trace Mode Setup



CONFIDENTIAL

AMD

AMD Confidential—Internal Use Only

AMD Hammer Family BIOS and Kernel Developer's Guide

24682-INT Rev. 0.04 April 2002

Bit Definitions

Bit	Name	Function
31–8	Reserved	Reserved (RO) All bits in this field must be cleared to 0 for normal system operation.
7–0	TmStmpHi	Time Stamp High (RW) Bits 39:32 of the time stamp counter

11.5.3 Trace Mode Address Registers

The DRAM address range to be used for the Trace Buffer is specified via the Trace Buffer Base/Limit Address Register. The current address which will be used to store the next Trace Buffer record is specified by the Trace Buffer Address Pointer Register. The Trace Buffer Address Register should be loaded with a value between the Trace Buffer Base/Limit (typically equal to the base address) prior to enabling Trace Mode. It is then updated by Trace Mode hardware as trace records are written to the Trace Buffer.

The addresses specified by these registers must be normalized to the system address and hence should be greater than the base address for the node in question defined via the DRAM address maps (See "Function 1: Address Map" on page 66.) During trace collection normal memory references must be prevented from accessing the Trace Buffer. This may be achieved by setting the DRAM limit in the DRAM Address Map to be less than the amount of DRAM physically present on the node by an amount equal to the region to be reserved for the Trace Buffer. The Trace Buffer Base Address should then be set to be above the corresponding DRAM Address Map limit address for the node.

The example below shows the DRAM Address Map (See "Function 1: Address Map" on page 66.) and Trace Buffer address settings for a 2-node system with 256M of DRAM on each node and for which a 64M Trace Buffer region has been reserved for tracing traffic on node 1.

DRAM Base 0 : 0M
 DRAM Limit 0 : 255M
 DRAM Base 1 : 256M
 DRAM Limit 1 : 447M
 Trace Buffer Base (node 1) : 448M
 Trace Buffer Limit (node 1) : 511M
 Trace Buffer Pointer (node 1) : 448M

Trace Buffer Base/Limit Address	Function 2	Offset B8h
Bits 31–16	Reserved	Reserved
Bits 15–0	Reserved	Reserved
Reset	Reserved	Reserved
RW	RW	RW

AMD

AMD Confidential—Internal Use Only

AMD Hammer Family BIOS and Kernel Developer's Guide

24682-INT Rev. 0.04 April 2002

Bit	Name	Function
3–2	Reserved	Reserved (RO) All bits in this field must be cleared to 0 for normal system operation.
1	StopCmd1	Stop on Command Trigger 1 (RW)
0	StopCmd0	Stop on Command Trigger 0 (RW)

11.5.7 Trace Capture Register

The Trace Capture Register is used to specify what traffic to capture when Trace Mode is in an active state (after an event specified in the Trace Start Register and before an event specified in the Trace Stop Register. Multiple capture criteria may be specified.

There are two principal types of capture events - capture by route or capture by packet type. Commands which match certain routing criteria can be captured by using a combination of source and destination pointers (TrcCmdSrcPtr[4:0]/TrcCmdDstPtr[4:0]). A command packet routed from XBAR source port n to XBAR destination port m will be captured if the appropriate bits n and m are both set in the source and destination pointers respectively. Multiple bits can be set in either pointer to capture traffic from multiple source ports and/or to multiple destination ports.

Commands can be captured by packet type by using the Trigger Event Command/Mask registers. Commands which match the trigger events can be captured as can responses or probes issued on behalf of the matching commands.

For both capture types (capture by route or capture by packet type) the data associated with a command can also be captured by setting the appropriate data capture bits.

Bit	Function 2																Offset CCh	
	31	30–29	Bits 28–24	23–21	20–16	15–14	13	12	11–10	9	8	7–6	5	4	3–2	1	0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	RW	RO	RW	RO	RW	RO	RW	RW	RO	RW	RW	RO	RW	RW	RO	RW	RW	RO

Bit Definitions

Bit	Name	Function
31	TrcDatSrcDst	Trace Data Associated with SrcPtr/DstPtr Commands (RW)
30–29	Reserved	Reserved (RO) All bits in this field must be cleared to 0 for normal system operation.

9) I/O Ports

HDT Features


- I/O Ports



CONFIDENTIAL

- I/O Access

- Tool to access target I/O ports (i.e. read and write to specified ports)



- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - I/O Ports
 - ◆ I/O Access
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1					

Refresh Auto Refresh

I/O Access 3

Port (Hex)	0080
Value (Hex)	CC
Access Size	8

	R/W	Port	Access	Value
1	W	80	8	CC
2	R	80	8	AA

Most recent RESULTS are shown on top of history stack. In this example, a 0xCC was written to port 80.



- Feature Explorer
- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
 - I/O Access
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info


Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

I/O Access 3

Port (Hex)	0080
Value (Hex)	CC
Access Size	8

	R/W	Port	Access	Value
1	R	80	8	CC
2	W	80	8	CC
3	R	80	8	AA

Pressing "Refresh" does a READ



10) Memory Debuggers

HDT Features



- Memory Debuggers

CONFIDENTIAL

- A feature group to debug target memory control and buffer
- Memory Dump
 - User can specify target memory buffer using different address, format, memory type, PCI, DRAM, etc.
 - Dump or modify target memory buffer.
 - Various display formats.
- Disassembly
 - Disassemble target buffer to instructions.
 - User can set breakpoint on instructions.
 - Ability to automatically track target instruction changes.
 - Define SoftICE likely hot key as default. User can change hot key definition.

HDT Features



- Memory Debuggers (cont)

CONFIDENTIAL

- DRAM Address Translator
 - Translate Linear, Logical or Indexed address to physical address based on current target data.
 - Translation pages involved is displayed.
 - Memory type is displayed.
 - Physical to Linear address translation will be developed in future version.
- Target Memory Search
 - Search target memory buffer.
 - Define criteria using either opcode or string.
 - Complete memory buffer definition.

HOT ON EXIT HDT EXIT FIP EXIT RES HDT RESET HDT INIT HDT SPI HDT RSM SET DRQ SET DRQ DRQ DIST SING STEP STEP TRIP FLUSH DRQ FLUSH TLB RESET TRAP DBRQ INIT DBRQ DSRT DB REQ DB RDY POLL DRQ REFR ALL CONS LOAD RUN REC ON REC OFF

Feature Explorer

- + APIC
- + BTHB Debuggers
- + Data Cache Arrays
- + Debug Utilities
- + Download Tools
- + HyperTransport™ Technology
- + I/O Ports
- + Instruction Cache Arrays
- + JTAG Instructions
- + L2 Cache Arrays
- Memory Debuggers
 - ◆ Disassembly
 - ◆ DRAM Address Translator
 - ◆ Memory Dump
 - ◆ Target Memory Search
- + PCI Configuration
- Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LBR Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - SQL MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input checked="" type="checkbox"/> Auto Refresh

Disassembly 1

Address	0000000000000000	Addr Type	Linear
Segment		Offset	+
Num of Bytes	00000200	Phys Type	Auto

Breakpoints

Auto Track CS:IP

BP	Address	Opcodes	Mnemonic	Code	Size
----	---------	---------	----------	------	------

Node 0 Core 0 Refresh W/ Chgs

CPU Registers 1



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LBR Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TRs smm TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input checked="" type="checkbox"/> Auto Refresh

Disassembly 1

Address	0000000000000000	Addr Type	Linear
Segment	Offset	+	Physical
Num of Bytes	00000200	Phys Type	Auto

BP Address Opcodes Mnemonic Code Size

Breakpoints
 Auto Track CS:IP

User can select Address Type or some predefined addresses that automatically populate address fields.



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LBR Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input checked="" type="checkbox"/> Auto Refresh

Disassembly 1

Address	Addr Type	Index
F000 : 0000000000000E05B		
Segment CS Sel	Offset rIP	+
000000200	Phys Type Auto	

Breakpoints

Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code

Cache DRAM
UnC DRAM
WrtBk DRAM
PCI Bus Mem
Auto

Node 0 Core 0 Refresh Wr Chgs

CPU Registers 1

User can select Target Memory Type to access.



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers
 - CPU Reg
 - DBG Reg
 - FPU Reg
 - LBR Reg
 - MCA Reg
 - All MSR
 - MTRR Reg
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SEM Registers
 - Single MSR
 - SSE Registers
 - TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input checked="" type="checkbox"/> Auto Refresh

Disassembly 1

Address: F000:000000000000E05B Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

Num of Bytes: 00000200 Phys Type: Auto

Breakpoints Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E05B	EA 60 E0 00 F0	jmp	f000:e060h	16
	F000:000000000000E060	8E EA	mov	gs, dx	16
	F000:000000000000E062	66 8B C8	mov	ecx, eax	16
	F000:000000000000E065	B0 A0	mov	al, a0h	16
	F000:000000000000E067	E6 80	out	80h, al	16
	F000:000000000000E069	B0 80	mov	al, 80h	16
	F000:000000000000E06B	E6 70	out	70h, al	16
	F000:000000000000E06D	FA	cli		16
	F000:000000000000E06E	FC	cld		16
	F000:000000000000E06F	8C C8	mov	ax, cs	16
	F000:000000000000E071	8E D0	mov	ss, ax	16
	F000:000000000000E073	66 8B D9	mov	ebx, ecx	16
	F000:000000000000E076	66 B8 6C C0 00 80	mov	eax, 8000c06ch	16
	F000:000000000000E07C	BA F8 0C	mov	dx, 0cf8h	16
	F000:000000000000E07F	66 EF	out	cx, eax	16
	F000:000000000000E081	83 C2 04	add	ax, 04h	16
	F000:000000000000E084	66 ED	in	eax, dx	16
	F000:000000000000E086	8A C8	mov	cl, al	16

Selecting "Auto Track CS:rIP" will automatically move the "Yellow Arrow" to the most current line of code.

Node: 0, Core: 0

Node 0 Core 0 Refresh Wr Chgs

CPU Registers 1



- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - Memory Debuggers
 - + Disassembly
 - + DRAM Address Translator
 - + Memory Dump
 - + Target Memory Search
 - + PCI Configuration
 - Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LBR Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - SQL MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM Reg TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input checked="" type="checkbox"/> Auto Refresh

Disassembly 1

Address: F000:000000000000E060 Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

Num of Bytes: 00000200 Phys Type: Auto

Breakpoints Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E05B	EA 60 E0 00 F0	jmp	f000:e060h	16
	F000:000000000000E060	8E EA	mov	gs, dx	16
	F000:000000000000E062	66 8B C8	mov	ecx, eax	16
	F000:000000000000E065	B0 A0	mov	al, a0h	16
	F000:000000000000E067	E6 80	out	80h, al	16
	F000:000000000000E069	B0 80	mov	al, 80h	16
	F000:000000000000E06B	E6 70	out	70h, al	16
	F000:000000000000E06D	FA	cli		16
	F000:000000000000E06E	FC	cld		16
	F000:000000000000E06F	8C C8	mov	ax, cs	16
	F000:000000000000E071	8E D0	mov	ss, ax	16
	F000:000000000000E073	66 8B D9	mov	ebx, ecx	16
	F000:000000000000E076	66 B8 6C C0 00 80	mov	eax, 8000c06ch	16
	F000:000000000000E07C	BA F8 0C	mov	dx, 0cf8h	16
	F000:000000000000E07F	66 EF	out	dx, eax	16
	F000:000000000000E081	83 C2 04	add	dx, 04h	16
	F000:000000000000E084	66 ED	in	eax, dx	16
	F000:000000000000E086	8A C8	mov	cl, al	16
	F000:000000000000E088	0C 10	or	al, 10h	16
	F000:000000000000E08A	66 EF	out	dx, eax	16
	F000:000000000000E08C	66 B8 C0 00 00 80	mov	eax, 800000c0h	16
	F000:000000000000E092	83 EA 04	sub	dx, 04h	16

Node: 0, Core: 0
 Cursor Addr = F000:000000000000E060 = 0000000000FE060 (Phys)
 UC/IO@Basic

Node 0 Core 0 Refresh W/ Chgs

CPU Registers 1



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LBR Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM Reg TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Refresh <input checked="" type="checkbox"/> Auto Refresh

Disassembly 1 **DRAM Address Translator 1**

Address	F000 : 0000000000000E060	Addr Type	Index
Segment	CS Sel	Offset	rIP
			+
			0000000000000000

Legacy 16-bit Mode

EFER.LMA CR4.PSE CR0.PG CR4.PAE

Base	Offset	Table Entry
No page table information available		

00000000000FE060 (Linear) = 00000000000FE060 (Physical)

Node 0 Core 0 Refresh



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly
 - DRAM Address Translator**
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LB Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MT Reg MTRR Registers
 - Perf Reg Performance
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM Reg TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024

DRAM Address Translator 1

Address	Addr Type
0008 : 000000000806B2FAA	Index
Segment CS Sel	Offset rIP
	+
	0000000000000000

4-Mbyte Page Translation - Non-PAE Paging Legacy-Mode

EFER.LMA CR4.PSE CR0.PG CR4.PAE

	Base	Offset	Table Entry
Page-Directory Table	0000000000039000	0000000000000804	0003E163004001E3
4 Mbyte Physical Page	0000000000400000	00000000002B2FAA	00000000006B2FAA (Phys Addr)

Under "DRAM Address Translator", the new implementation does a FULL address translation. In this example, we're in Legacy 32-bit Mode.

00000000806B2FAA (Linear) = 00000000006B2FAA (Physical)
 Segment Base Address = 0000000000000000, Phys Addr Len = 40 bits



Feature Explorer

- ◆ APIC
- ◆ BTHB Debuggers
- ◆ Data Cache Arrays
- ◆ Debug Utilities
- ◆ Download Tools
- ◆ HyperTransport™ Technology
- ◆ I/O Ports
- ◆ Instruction Cache Arrays
- ◆ JTAG Instructions
- ◆ L2 Cache Arrays
- ◆ Memory Debuggers
 - ◆ Disassembly
 - ◆ DRAM Address Translator
 - ◆ Memory Dump
 - ◆ Target Memory Search
- ◆ PCI Configuration
- ◆ Processor Registers
 - CPU Req CPU Registers
 - DBG Req Debug Registers
 - FPU Req FPU Registers
 - LBR Req Last Branch Registers
 - MCA Req MCA Registers
 - All MSR Model Specific Registers
 - MTRR Req MTRR Registers
 - Perf Req Performance Registers
 - Prog Req Program Registers
 - Seg Req Segment Registers
 - SEM Req SEM Registers
 - Single MSR Single MSR
 - SSE Req SSE Registers
 - TRs smm TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input checked="" type="checkbox"/> Auto Refresh

Disassembly 1 | DRAM Address Translator 1 | Memory Dump 1

Address	F000:000000000000E060							Addr Type	Index
Segment	CS Sel	Offset	rIP	+			0000000000000000		
Num of Bytes	00000200	Phys Type	Auto	Display Size		16 bits			
F000:000000000000E060	EAE8	8B66	B0C8	E6A0	B080	E680	FA70	8CFC	. é f . È ° æ . ° . æ p i
F000:000000000000E070	8EC8	66D0	D98B	B866	C06C	8000	F8BA	660C	È . Ð f . Ù f . l À . . °
F000:000000000000E080	83EF	04C2	ED66	C88A	100C	EF66	B866	00C0	i . À . f i . È . . f i f
F000:000000000000E090	8000	EA83	6604	83EF	06C2	24EC	OCF0	EE08	. . . é . f i . À . i \$ ø .
F000:000000000000E0A0	B866	0874	8000	F8BA	660C	83EF	04C2	01B8	f . t . . . ° ø . f i . À .
F000:000000000000E0B0	EFOE	COB8	8340	04EA	EF66	C283	ECO6	FO24	. i . À @ . é . f i . À . :
F000:000000000000E0C0	F6EE	10C1	850F	0013	8B66	BAC3	OEFO	EF66	i ö À f . À ° ø .
F000:000000000000E0D0	3366	BAC0	0EF4	EF66	0BEB	BA90	0EF4	ED66	f 3 À ° ö . f i è . . ° ö .
F000:000000000000E0E0	0B66	66C3	66EF	CB8B	04B2	ECB6	C68A	72E6	f . À f i f . È ° . q i . À
F000:000000000000E0F0	C18A	73E6	C166	08C9	C6FE	CAFE	EE75	BF66	. À æ s f À È . þ Æ þ È u
F000:000000000000E100	203A	9C5A	B866	0001	0000	A20F	EF24	003C	: Z . f ° \$:
F000:000000000000E110	840F	000F	013C	840F	0015	403C	840F	004F < < @ .
F000:000000000000E120	8AE9	6600	21B9	0110	0FC0	0C32	0F10	6630	é . . f ' ! . . À . 2 . .
F000:000000000000E130	1FB9	0110	0FC0	8032	10CA	300F	B966	1022	' . . . À . 2 . È . 0 f :
F000:000000000000E140	C001	320F	0D66	0400	0108	300F	B966	1023	. À . 2 f 0 f :
F000:000000000000E150	C001	320F	CA80	0F20	6630	D4B8	00C3	BA80	. À . 2 . È . 0 f . Ö À .
F000:000000000000E160	0CF8	EF66	C283	6604	02B8	7100	6602	66EF	ø . f i . À . f . . q . i
F000:000000000000E170	90B8	00C2	BA80	0CF8	EF66	C283	6604	0CED	. . À . . ° ø . f i . À . i
F000:000000000000E180	6608	24EF	66F7	66EF	22B9	0110	0FC0	6632	. f i \$ ÷ f i f ' " . . À .
F000:000000000000E190	000D	0004	0F00	6630	D4B8	00C3	BA80	0CF8 0 f . Ö À . °
F000:000000000000E1A0	EF66	C283	6604	01B8	0D00	6600	66EF	D8B8	f i . À . f f i i
F000:000000000000E1B0	00C3	BA80	0CF8	EF66	C283	6604	00B8	0000	À . . ° ø . f i . À . f .
F000:000000000000E1C0	6600	66EF	94B8	00C0	BA80	0CF8	EF66	C283	. f i f . À . . . ° ø . f

Node: 0, Core: 0

Node 0 | Core 0 | Refresh | Wr Chgs

User can find the current Target Memory Type at the bottom of the windows.

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
- PCI Configuration
- Processor Registers
 - CPU Reg
 - DBG Reg
 - FPU Reg
 - LBR Reg
 - MCA Reg
 - All MSR
 - MTRR Reg
 - Perf Reg
 - Seq Reg
 - SEM Reg
 - Single MSR
 - SSE Reg
 - TR & SMM Reg

Node	CPU Name	DBReq	Core	BRdy	SMM	Operating Mode	BSP/AP	#PB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1					

DRAM Address Translator 1 **Memory Dump 1**

Address: F000:000000000000E060 Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

Num of Bytes: 00000200 Phys Type: Auto Display Size: 16bits

Address	EA8E	8B66	B0C8	E6A0	B080	E780	FA70	8CFC	...
F000:000000000000E060	EA8E	8B66	B0C8	E6A0	B080	E780	FA70	8CFC	. é f . È . æ . ° . æ p
F000:000000000000E070	8EC8	66D0	D98B	B866	C06C	8000	F8BA	660C	È . ð f . Ù f . l À . . °
F000:000000000000E080	83EF	04C2	ED66	C88A	100C	EF66	B866	00C0	i . Å . f i . È . . f i f
F000:000000000000E090	8000	EA83	6604	83EF	06C2	24EC	OCFO	EE08	. . . é . f i . Å . i \$ Ø .
F000:000000000000E0A0	B866	0874	8000	F8BA	660C	83EF	04C2	01B8	f . t . . . ° ø . f i . Å .
F000:000000000000E0B0	EFOE	COB8	8340	04EA	EF66	C283	ECO6	F024	. i . Å @ . é . f i . Å .
F000:000000000000E0C0	F6EE	10C1	850F	0013	8F66	BAC3	0EFO	EF66	i Å Å f . Å ° Å

Node: 0, Core: 0
Cursor Addr = F000:000000000000E060 = 000000000000FE060 (Phys)
UC/IO@Basic

Node 0 Core 0 Refresh Wr Chgs

Disassembly 1 | CPU Registers 1

Address: F000:000000000000E060 Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

Num of Bytes: 00000200 Phys Type: Auto

BP	Address	Opcoes	Mnemonic	Code	Size
	F000:000000000000E05B	EA 60 E0 00 F0	jmp	f000:e060h	16
	F000:000000000000E060	8E FA	mov	gs, dx	16
	F000:000000000000E062	66 8B C8	mov	ecx, eax	16
	F000:000000000000E065	B0 A0	mov	al, a0h	16
	F000:000000000000E067	E6 80	out	80h, al	16
	F000:000000000000E069	B0 80	mov	al, 80h	16

Node: 0, Core: 0
Cursor Addr = F000:000000000000E060 = 000000000000FE060 (Phys)
UC/IO@Basic

Node 0 Core 0 Refresh Wr Chgs

*User can do a pattern search within a specified memory region.
In this example, searching for 0x66 starting at CS:rIP*

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search**
- PCI Configuration
- Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LB Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM Reg TR & SMM Registers

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						Auto Refresh

DRAM Address Translator 1 | Memory Dump 1 | **Target Memory Search 1** | Disassembly 1 | CPU Registers 1

Address	F000:0000000000000E060		Addr Type	Index	
Segment	CS Sel	Offset	rIP	+	00000000000000000
Num of Bytes	00000200	Phys Type	Auto	Display Size	32 bits

Open Feature
 Disassembly
 Memory Dump

Search Data

Opcode (in Hex) 66

String

Search Result

Address	Disassembly
F000:0000000000000E62	Show
F000:0000000000000E73	Show
F000:0000000000000E76	Show
F000:0000000000000E7F	Show
F000:0000000000000E84	Show
F000:0000000000000E8A	Show
F000:0000000000000E8C	Show
F000:0000000000000E95	Show
F000:0000000000000EA0	Show
F000:0000000000000EA9	Show
F000:0000000000000EB8	Show
F000:0000000000000EC8	Show
F000:0000000000000ECE	Show
F000:0000000000000ED0	Show
F000:0000000000000ED6	Show
F000:0000000000000EDE	Show
F000:0000000000000EE0	Show
F000:0000000000000EE3	Show
F000:0000000000000EE5	Show
F000:0000000000000EF4	Show
F000:0000000000000EFE	Show



- Feature Explorer
 - APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LBR Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM Reg TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input checked="" type="checkbox"/> Auto Refresh

DRAM Address Translator 1 | **Target Memory Search 1** | Disassembly 1 | CPU Registers 1 | Memory Dump 1

Address	F000:000000000000E060		Addr Type	Index	
Segment	CS Sel	Offset	rIP	+	0000000000000000
Num of Bytes	00000200	Phys Type	Auto	Display Size	32 bits

Open Feature
 Disassembly
 Memory Dump

Search Data

Opcode (in Hex) 66

String

Search Result

Address	Memory Dump
F000:000000000000E062	Show
F000:000000000000E073	Show
F000:000000000000E076	Show
F000:000000000000E07F	Show
F000:000000000000E084	Show
F000:000000000000E08A	Show
F000:000000000000E08E	Show
F000:000000000000E094	Show
F000:000000000000E0B8	Show
F000:000000000000E0C8	Show
F000:000000000000E0CE	Show
F000:000000000000E0D0	Show
F000:000000000000E0D6	Show
F000:000000000000E0DE	Show
F000:000000000000E0E0	Show
F000:000000000000E0E3	Show
F000:000000000000E0E5	Show
F000:000000000000E0F4	Show
F000:000000000000E0FE	Show

User can switch between showing "Disassembly" or "Memory Dump" View after pressing the "Show" button.

11) PCI Configuration

HDT Features

- PCI Configuration



CONFIDENTIAL

- PCI Device Search
 - Scans a specified range of buses (0-255) and returns all PCI devices found.
- PCI Configuration Space
 - Dumps a standard PCI configuration space for a device.
 - Users can modify the target PCI Config registers.
 - The extended space for PCI-Express will be developed in the future.
- PCI Configuration Registers
 - Displays PCI Config registers for a PCI device in a user-friendly format.
 - Users can access subfield definition of each register.
 - Users can modify the target PCI Config registers.



- Feature Explorer
 - APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - PCI Configuration Registers
 - PCI Configuration Space
 - PCI Device Search
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

PCI Device Search 1

Vendor Name	VID	DID	Rev	Bus	Dev	Fun	Description	Space	Register
Advanced Micro Devices	1022	7454	13	0	0	0	AMD-8151™ System Controller	BCS	Show
Advanced Micro Devices	1022	7455	13	0	1	0	AMD-8151™ AGP Bridge	BCS	Show
Advanced Micro Devices	1022	7460	07	0	6	0	AMD-8111™ PCI	BCS	Show
Advanced Micro Devices	1022	7468	05	0	7	0	AMD-8111™ LPC	BCS	Show
Advanced Micro Devices	1022	7469	03	0	7	1	AMD-8111™ IDE	BCS	Show
Advanced Micro Devices	1022	746A	02	0	7	2	AMD-8111™ SMBus 2.0	BCS	Show
Advanced Micro Devices	1022	746B	05	0	7	3	AMD-8111™ ACPI	BCS	Show
Advanced Micro Devices	1022	746D	03	0	7	5	AMD-8111™ AC97 Audio	BCS	Show
Advanced Micro Devices	1022	1100	00	0	24	0	HyperTransport™ Technology Config	BCS	Show
Advanced Micro Devices	1022	1101	00	0	24	1	Address Map	BCS	Show
Advanced Micro Devices	1022	1102	00	0	24	2	DRAM Controller/HyperTransport™ Trace Mode	BCS	Show
Advanced Micro Devices	1022	1103	00	0	24	3	Misc Control	BCS	Show
NVIDIA Corporation	10DE	0028	11	1	0	0	NV5 [Riva TnT2]	BCS	Show
Advanced Micro Devices	1022	7464	0B	2	0	0	AMD-8111™ USB	BCS	Show
Advanced Micro Devices	1022	7464	0B	2	0	1	AMD-8111™ USB	BCS	Show
3Com Corporation	10B7	9200	74	2	6	0	3c905C-TX/TX-M [Tornado]	BCS	Show

**User can scan system for PCI devices.
In this example only scanning buses 0-10.**

Buses to Scan: Refresh Append To List



- Feature Explorer
- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
 - PCI Configuration Registers
 - PCI Configuration Space
 - PCI Device Search
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1					

Refresh Auto Refresh

PCI Device Search 1

Vendor Name	VID	DID	Rev	Bus	Dev	Fun	Description	Space	Register
Advanced Micro Devices	1022	7454	13	0	0	0	AMD-8151™ System Controller	BCS	Show
Advanced Micro Devices	1022	7455	13	0	1	0	AMD-8151™ AGP Bridge	BCS	Show
Advanced Micro Devices	1022	7460	07	0	6	0	AMD-8111™ PCI	BCS	Show
Advanced Micro Devices	1022	7468	05	0	7	0	AMD-8111™ LPC	BCS	Show
Advanced Micro Devices	1022	7469	03	0	7	1	AMD-8111™ IDE	BCS	Show
Advanced Micro Devices	1022	746A	02	0	7	2	AMD-8111™ SMBus 2.0	BCS	Show
Advanced Micro Devices	1022	746B	05	0	7	3	AMD-8111™ ACPI	BCS	Show
Advanced Micro Devices	1022	746D	03	0	7	5	AMD-8111™ AC97 Audio	BCS	Show
Advanced Micro Devices	1022	1100	00	0	24	0	HyperTransport™ Technology Config	BCS	Show
Advanced Micro Devices	1022	1101	00	0	24	1	Address Map	BCS	Show
Advanced Micro Devices	1022	1102	00	0	24	2	DRAM Controller/HyperTransport™ Trace Mode	BCS	Show
Advanced Micro Devices	1022	1103	00	0	24	3	Misc Control	BCS	Show
NVIDIA Corporation	10DE	0028	11	1	0	0	NV5 [Riva TnT2]	BCS	Show
Advanced Micro Devices	1022	7464	0B	2	0	0	AMD-8111™ USB	BCS	Show
Advanced Micro Devices	1022	7464	0B	2	0	1	AMD-8111™ USB	BCS	Show
3Com Corporation	10B7	9200	74	2	6	0	3c905C-TX/TX-M [Tornado]	BCS	Show

Pressing "Show" for selected device will give a user-friendly view of its PCI Configuration Space. Most, if not all, fields will be separated and labeled.

Buses to Scan: Refresh Append To List

This is the resulting view, which is more user-friendly than the next view, which is primarily a memory dump of the configuration space. Also, the user can easily view other devices.

Register	Offset	Value
Vendor ID	00000000	1022
Device ID	00000002	1100
Command	00000004	0000
Status	00000006	0010
Revision ID	00000008	00
Program Interface	00000009	00
Subclass Code	0000000A	00
Base Class Code	0000000B	06
Cache Line Size	0000000C	00
Latency Timer	0000000D	00
Header Type	0000000E	80
BIST	0000000F	00
Base Address Register 0	00000010	00000000
Base Address Register 1	00000014	00000000
Base Address Register 2	00000018	00000000
Base Address Register 3	0000001C	00000000
Base Address Register 4	00000020	00000000
Base Address Register 5	00000024	00000000
CardBus CIS Pointer	00000028	00000000
Subsystem Vendor ID	0000002C	00
Subsystem ID	0000002E	00
Expansion Rom Base Address	00000030	00000000
Capabilities Pointer	00000034	80
Interrupt Line	0000003C	00
Interrupt Pin	0000003D	00
Min Grant	0000003E	00
Max Latency	0000003F	00
Routing Table Node 0	00000040	00010101
Routing Table Node 1	00000044	00010101
Routing Table Node 2	00000048	00010101

- Feature Explorer
- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
 - PCI Configuration Registers
 - PCI Configuration Space
 - PCI Device Search
- Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

PCI Device Search 1 | PCI Configuration Registers 2 | PCI Device Search 2 | **PCI Configuration Space 1**

HyperTransport™ Technology Config

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	22	10	00	11	00	00	10	00	00	00	00	06	00	00	80	00
1	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
2	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
3	00	00	00	00	80	00	00	00	00	00	00	00	00	00	00	00
4	01	01	01	00	01	01	01	00	01	01	01	00	01	01	01	00
5	01	01	01	00	01	01	01	00	01	01	01	00	01	01	01	00
6	00	00	00	00	E4	00	00	00	0F	8C	00	0F	3C	00	00	00
7	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
8	08	00	01	21	20	00	11	11	22	05	75	80	02	00	00	00
9	56	04	51	02	00	00	FF	00	07	00	00	00	00	00	00	00
A	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
B	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
C	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
D	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
E	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
F	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

View of PCI Configuration Space in memory dump-type view

12) Processor Registers

HDT Features

- Processor Registers



CONFIDENTIAL

- All processor configuration registers (GPRs and MSRs) are defined in this feature group.
- User can copy, paste and find data in cells.
- User can set one or all cell value(s) to zero.
- User use separate window to view and set subfield and bit map for a register value.
- User can set different data display type.
- User can import or export feature data from or to a register binary file.



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LB Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM Reg TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	000 0000 0FFD FFC5 0
rBX	000 0000 0FFD FF00 0
rCX	000 0000 0000 0007 E
rDX	000 0000 083F D44B C
rSP	000 0000 0805 3954 4
rBP	000 0000 0805 3955 0
rSI	000 0000 0805 41DA 0
rDI	000 0000 0805 4200 0
rFLAG	000 0000 0000 0021 3
rIP	000 0000 0806 B2FA A
CR0	800 1003 B
CR2	000 0000 0E15 1900 0
CR3	000 0000 0000 3900 0
CR4	000 006D 8
CR8	000 0000 0
R8	000 0000 0000 0000 0
R9	000 0000 0000 0000 0
R10	000 0000 0000 0000 0
R11	000 0000 0000 0000 0
R12	000 0000 0000 0000 0
R13	000 0000 0000 0000 0
R14	000 0000 0000 0000 0
R15	000 0000 0000 0000 0

Node 0 Core 0 Refresh Wr Chgs Wr All



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Reg CPU Registers
 - DBG Reg Debug Registers
 - FPU Reg FPU Registers
 - LBR Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - SGI MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

CPU Registers 2		Model Specific Registers 1	
Name	Value	Name	Value
Machine Check Addr	000 0000 7A01 7FEA 5		
Machine Check Type	000 0000 0000 0000 0		
TSC	000 000B B2BF 890EE		
APICBASE	000 0000 0FEE 0090 0		
EBL_CR_POWERON	000 0000 0000 0000 0		
PatchLevel	000 0000 0000 0002 3		
MTRRcap	000 0000 0000 0050 8		
SYSENTER_CS	000 0000 0000 0000 8		
SYSENTER_ESP	000 0000 0000 0000 0		
SYSENTER_EIP	000 0000 0805 2D48 0		
MCG_CAP	000 0000 0000 0010 5		
MCG_STAT	000 0000 0000 0000 0		
MCG_CTL	000 0000 0000 0001 F		
DBGCTLSMR	000 0000 0000 0000 1		
LastBranchFromIP	000 0000 0805 1801 D		
LastBranchToIP	000 0000 0806 B2FA 8		
LastIntFromIP	000 0000 0805 34D8 0		
LastIntToIP	000 0000 0805 34FC C		
MTRRphysBase0	000 0000 0000 0000 6		
MTRRphysMask0	000 000F FE00 0080 0		
MTRRphysBase1	000 0000 0000 0000 0		
MTRRphysMask1	000 0000 0000 0000 0		
MTRRphysBase2	000 0000 0000 0000 0		
MTRRphysMask2	000 0000 0000 0000 0		
MTRRphysBase3	000 0000 0000 0000 0		
MTRRphysMask3	000 0000 0000 0000 0		
MTRRphysBase4	000 0000 0000 0000 0		
MTRRphysMask4	000 0000 0000 0000 0		
MTRRphysBase5	000 0000 0000 0000 0		
MTRRphysMask5	000 0000 0000 0000 0		
MTRRphysBase6	000 0000 0000 0000 0		

Node 0 Core 0 Refresh Wr Chgs Wr All



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Reg
 - Debug Reg
 - FPU Reg
 - Last Branch Reg
 - MCA Reg
 - All MSR
 - MTRR
 - Performance Reg
 - Program Reg
 - Segment Reg
 - SEM Reg
 - Single MSR
 - SSE Reg
 - TR & SMM Reg

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1						<input type="checkbox"/> Auto Refresh

CPU Registers 2		Model Specific Registers 1		MTRR Registers 1		TR_SMM Registers 1	
	Selector	Base	Limit	Attribute			
GDTR		000000008003F000	000003FF	0082			
LDTR	0000	0000000000000000	0000FFFF	0000			
IDTR		000000008003F400	000007FF	0082			
TR	0028	0000000080042000	000020AB	0089			
SMM		000A0000					

13) Script Console

My Documents RoboDemo

My Computer Yahoo! Messenger

My Network Ad-aware 6.0

MisterT

Internet
Internet Explorer

E-mail
Outlook Express

WinMerge

Microsoft Visual C++

Microsoft Word

Microsoft PowerPoint

HDT 6

Notepad


SnagIt 5

All Programs

- Windows Catalog
- Windows Update
- Free AOL & Unlimited Internet
- New Office Document
- Open Office Document
- Set Program Access and Defaults
- Yahoo! Messenger
- Accessories
- Games
- Startup
- Internet Explorer
- MSN Explorer
- Outlook Express
- Remote Assistance
- Windows Media Player
- Windows Messenger
- ActiveState ActivePerl 5.8
- AOL Instant Messenger
- Cygwin
- Cypress
- Debugging Tools for Windows
- Development Kits
- DigitalPersona
- eFax Messenger Plus
- Java Web Start
- Kensington MouseWorks
- Lavasoft Ad-aware 6
- Microsoft Developer Network
- Microsoft Office Small Business Tools
- Microsoft Office Tools
- Microsoft Platform SDK August 2001
- Microsoft SQL Server

- Microsoft Visual Studio 6.0
- Microsoft Web Publishing
- NuMega BoundsChecker
- Real
- Real Estate Transaction Viewer
- Sony Player Plug-in for WMP
- WinMerge
- WinRAR
- WndTabs
- Yahoo! Messenger
- Acrobat Reader 5.1
- Install Lucent Modem on Hold Application
- Keil uVision2
- Microsoft Access
- Microsoft Excel
- Microsoft FrontPage
- Microsoft Outlook
- Microsoft PowerPoint
- Microsoft Publisher
- Microsoft Streets & Trips
- Microsoft Word
- PAL
- Administrative Tools
- AMD
- Check Point VPN-1 SecureClient
- Cisco Systems
- Ghostgum
- Ghostscript
- HDT6**
- Multi-Edit 9
- PurpleHaze3
- Python 2.2
- RoboDemo

- Roxio Easy CD and DVD Creator 6
- SnagIt
- Yahoo! Games
- RealPlayer
- Script Users Manual



AMD Confidential – Advanced Information



User's Manual for Scripting Features

Hardware Debug Tool

Version 1.3

July 31st 2003

Advanced Micro Devices

AMD Confidential – Advanced Information

© 2003 Advanced Micro Device, Inc. All rights reserved.

The nature of this document is confidential in accordance with Advanced Micro Device, Inc. ("AMD") products. AMD makes no representation or warranty with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes in specifications and product designations at any time without notice. No license, whether express, implied, arising by estoppel or otherwise in any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, including in no products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property rights.

AMD's products are not designed, intended, authorized or warranted for use in systems intended for surgical implant use, the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's products could create a serious risk of personal injury, death, or severe property or environmental damage, even if such use is specifically recommended in the literature. AMD reserves the right to discontinue or make changes in its products at any time without notice.

Trademarks:
AMD, the AMD logo, AMD Athlon, and AMD Duron, R3, 3DNow!, and combinations thereof, R3E, AMD-R3, AMD-R31, and AMD-R3E are trademarks, and Athlon, Athlon2, Athlon 2G, and AMD-R3 are registered trademarks of Advanced Micro Device, Inc.

Windows is a registered trademark of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

HOT ON EXIT HDT EXIT FIP EXIT RES HDT RESET HDT INIT HDT SMI HDT RSM SET BRG SET BPSG DSB BIST SING STEP STEP TFER FLUSH CACHE FLUSH TLB RESET TRP DBRQ ASRT DBRQ DSRT DB REQ DB RDY POLL DBRQ REFRE ALL CONS LOAD RUN REG ON REG OFF

- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers
 - PU Reg CPU Registers
 - DB Reg Debug Registers
 - FPU Reg FPU Registers
 - LB Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM Reg TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/> Auto Refresh

Show Console

Script Console

Console History

```
>
```



Feature Explorer

- + APIC
- + BTHB Debuggers
- + Data Cache Arrays
- + Debug Utilities
- + Download Tools
- + HyperTransport™ Technology
- + I/O Ports
- + Instruction Cache Arrays
- + JTAG Instructions
- + L2 Cache Arrays
- + Memory Debuggers
- + PCI Configuration
- + Processor Registers
 - PU Reg CPU Registers
 - DB Reg Debug Registers
 - FPU Reg FPU Registers
 - LB Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM Reg TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/> Auto Refresh

Script Console

Console | History

```
>
```



- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers
 - PU Reg CPU Registers
 - DB Reg Debug Registers
 - FPU Reg FPU Registers
 - LB Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/> Auto Refresh

Script Console

Console | History

```
>
```

HOT ON EXIT HDT EXIT FIP EXIT RES HDT RES HDT INIT HDT SMI HDT RSM SET BR SET BR32 DSB BIST SING STEP STEP TRF FLUSH CACHE FLUSH TLB RESET TRP DBRQ ASRT DBRQ DSRT DB REQ DB RDY POLL DBRQ REFR ALL CONG LOAD FLUSH REC ON REC OFF

- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Reg
 - DB Reg
 - FPU Reg
 - LB Reg
 - MCA Reg
 - All MSR
 - MTRR
 - Perf Reg
 - Prog Reg
 - Seg Reg
 - SEM Reg
 - Single MSR
 - SSE Reg
 - TR & SMM

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/> Auto Refresh

Script Console

Console | History

```
>
```

HOT ON EXIT HDT EXIT FIP EXIT RES HDT RESET HDT INIT HDT SMI HDT RSM SET BRG SET BPSG DSB BIST SING STEP STEP TFER FLUSH CACHE FLUSH TLB RESET TRAP DBRQ ASRT DBRQ DSRT DB REQ DB RDY POLL DBRQ REFRE ALL CONG LOAD RUN REC ON REC OFF

Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Reg
 - DBG Reg
 - FPU Reg
 - LB Reg
 - MCA Reg
 - All MSR
 - MTRR
 - Perf Reg
 - Prog Reg
 - Seg Reg
 - SEM Reg
 - Single MSR
 - SSE Reg
 - TR & SMM

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP	Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/> Auto Refresh

Record Off

Script Console

Console | History

```
>
```



Feature Explorer

- + ◆ APIC
- + ◆ BTHB Debuggers
- + ◆ Data Cache Arrays
- + ◆ Debug Utilities
- + ◆ Download Tools
- + ◆ HyperTransport™ Technology
- + ◆ I/O Ports
- + ◆ Instruction Cache Arrays
- + ◆ JTAG Instructions
- + ◆ L2 Cache Arrays
- + ◆ Memory Debuggers
- + ◆ PCI Configuration
- + ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/> Auto Refresh

Script Console

```

Console | History
>$numCpus = 0;

>hdtPerl::get_number_cpus $numCpus;

>hdtPerl::write_console "Cpus = $numCpus\n";
Cpus = 1

>

```



- Feature Explorer
- + ◆ APIC
 - + ◆ BTHB Debuggers
 - + ◆ Data Cache Arrays
 - + ◆ Debug Utilities
 - + ◆ Download Tools
 - + ◆ HyperTransport™ Technology
 - + ◆ I/O Ports
 - + ◆ Instruction Cache Arrays
 - + ◆ JTAG Instructions
 - + ◆ L2 Cache Arrays
 - + ◆ Memory Debuggers
 - + ◆ PCI Configuration
 - + ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/> Auto Refresh

Script Console

Console History

```
$numCpus = 0;hdtPerl::get_number_cpus \ $numCpus;hdtPerl::write_console "Cpus = $numCpus\n";
```



- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - + Memory Debuggers
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/> Auto Refresh

Script Console

Console History

```
$numCpus = 0;hdtPerl::get_number_cpus \&numCpus;hdtPerl::write_console "Cpus = $numCpus\n";
```

- Copy Ctrl+C
- Select All Ctrl+A

- Print History
- Save History
- Save History As
- Clear History

- Start Recording
- Stop Recording

- Introduction to HDT
- Hardware Requirements
- HDT Protocol/Internals
- Exploring the Work Area
- HDT Features
- **Practical HDT
Scenarios/Examples**
- Q&A

- 1) Debugging from the Boot Vector**
- 2) Using Breakpoints**
- 3) Using Event Trigger**

1) Debugging from the Boot Vector

Debugging from the Boot Vector Summary

1. Boot/Start Target
2. HDT ON
3. Assert DBReq
4. Warm Reset the Target (Still in HDT Mode)
5. Deassert DBReq
6. Single Step (From line IP to FFF0h)
7. Single Step (Hunt for Southbridge)
8. Single Step (1st jump to boot code)

HDT ON HDT OFF HDT FIP HDT RES HDT RESET HDT INIT HDT SMI HDT RSM SET HDT SET HDT DBRQ DBRQ SING STEP FLUSH FLUSH RESET DBRQ DBRQ DB REQ DB RBY POLL DBRQ REFRE CONS LOAD RUN REG REG

- Feature Explorer
- Enter HDT debug mode
- AP
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Reg CPU Registers
 - DBR Reg Debug Registers
 - FPU Reg FPU Registers
 - LB Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM TR & SMM Registers

Status Info

Node	CPU Name	DBRReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	0000000000000000
rBX	0000000000000000
rCX	0000000000000000
rDX	0000000000000F40
rSP	0000000000000000
rBP	0000000000000000
rSI	0000000000000000
rDI	0000000000000000
rFLAG	0000000000000002
rIP	00000000000089EF
CR0	00000010
CR2	0000000000000000
CR3	0000000000000000
CR4	00000000
CR8	00000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000

After starting/bringing up target system (Step 1), press "HDT ON" (Step 2) to enter HDT Mode.

Node 0 Core 0 Refresh Wr Chgs Wr All



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers
 - CPU Reg CPU Registers
 - DBR Reg Debug Registers
 - FPU Reg FPU Registers
 - LB Reg Last Branch Registers
 - MCA Reg MCA Registers
 - All MSR Model Specific Registers
 - MTRR Reg MTRR Registers
 - Perf Reg Performance Registers
 - Prog Reg Program Registers
 - Seg Reg Segment Registers
 - SEM Reg SEM Registers
 - Single MSR Single MSR
 - SSE Reg SSE Registers
 - TR & SMM TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	00000000FFDFFC50
rBX	00000000FFDFF000
rCX	000000000000BC47
rDX	00000000F3DD9102
rSP	00000000805395
rBP	00000000805395
rSI	0000000080541DA0
rDI	0000000080542000
rFLAG	0000000000000217
rIP	00000000806B2FAA
CR0	8001003B
CR2	00000000BF8B08CF
CR3	0000000000039000
CR4	000006D9
CR8	00000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000
R12	0000000000000000
R13	0000000000000000
R14	0000000000000000
R15	0000000000000000

Press "Refresh" to verify that in HDT Mode.

Node 0 Core 0 Refresh Wr Chgs Wr All



- Feature Explorer
- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory
- PCI Config
- Processor Registers
 - CPU Reg
 - Debug Reg
 - FPU Reg
 - Last Branch Reg
 - MCA Reg
 - All MSR
 - MTRR Reg
 - Perf Reg
 - Program Reg
 - Segment Reg
 - SEM Reg
 - Single MSR
 - SSE Reg
 - TR & SMM

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	1	0	1	0	Legacy 32-bit Mode	BSP	DBReq	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	00000000FFDFFC50
rBX	00000000FFDFF000
rCX	000000000000BC47
rDX	00000000F3DD9102
rSP	0000000000000000

rIP	00000000806B2FAA
CR0	8001003B
CR2	00000000BF8B08CF
CR3	0000000000039000
CR4	000006D9
CR8	00000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000
R12	0000000000000000
R13	0000000000000000
R14	0000000000000000
R15	0000000000000000

User can verify that "DBReq" signal is asserted through "Status Info" window.



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Config
 - Processor Reg
 - CPU Regs
 - Debug Regs
 - FPU Regs
 - Last Branch Registers
 - MCA Regs
 - Model Specific Registers
 - MTRR Registers
 - Performance Registers
 - Program Registers
 - Segment Registers
 - SEM Registers
 - Single MSR
 - SSE Registers
 - TR & SMM Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	1	Compatible 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	00000000FFDFFC50
rBX	00000000FFDFF000
rCX	000000000000BC47
rDX	00000000F3DD9102
rSP	0000000080539544
rBP	0000000000000000

rIP	00000000806B2FAA
CR0	8001003B
CR2	00000000BF8B08CF
CR3	0000000000039000
CR4	000006D9
CR8	00000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000
R12	0000000000000000
R13	0000000000000000
R14	0000000000000000
R15	0000000000000000

Deassert target DBReq

Press "DBRQ DSRT" (Step 5) to De-assert target DBReq. This is more of a protocol step to bring state.



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Config
 - Processor Reg

Status Info

Single Step Instruction at Architectural CS:rIP

Node	CPU name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw_754	0	0	1	1	Compatible 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	00000000FFDFFC50
rBX	00000000FFDFF000
rCX	000000000000BC47
rDX	00000000F3DD9102
rSP	0000000080539544
rBP	0000000000000000
rIP	00000000806B2FAA
CR0	8001003B
CR2	00000000BF8B08CF
CR3	0000000000039000
CR4	000006D9
CR8	00000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000
R12	0000000000000000
R13	0000000000000000
R14	0000000000000000
R15	0000000000000000

Press "SING STEP" for the 1st time (Step 6) to get a RESET VECTOR.

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers
 - CPU Reg
 - Debug Reg
 - FPU Reg
 - Last Branch Reg
 - MCA Reg
 - Model Specific Reg
 - MTRR Reg
 - Performance Reg
 - Program Reg
 - Segment Reg
 - SEM Reg
 - TR & SMM Reg

Status Info

Node	Core Name	Core ID	Core ID	Core ID	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	1	Compatible 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	0000000000000000
rBX	0000000000000000
rCX	0000000000000000
rDX	0000000000000F40
rSP	0000000000000000
rBP	0000000000000000
rSI	0000000000000000
rDI	0000000000000000
rFLAG	0000000000000002
rIP	000000000000FFFF
CR0	60000010
CR2	0000000000000000
CR3	0000000000000000
CR4	00000000
CR8	00000000
R8	0000000000000000
R13	0000000000000000
R14	0000000000000000
R15	0000000000000000

Node 0 Core 0 Refresh Wr Chgs Wr All

Remember to press "Refresh" to retrieve target information after Single Stepping.



Status Info: Single Step Instruction at Architectural CS:rIP

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw	754	0	1	1	Compatible 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	0000000000000000
rBX	0000000000000000
rCX	0000000000000000

Press "SING STEP" for the 2nd time (Step 7). Remember that this is a hardware step, in which the processor hunts for an attached Southbridge. rIP will not change!

rIP	000000000000FFFF
CR0	60000010
CR2	0000000000000000
CR3	0000000000000000
CR4	00000000
CR8	00000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000
R12	0000000000000000
R13	0000000000000000
R14	0000000000000000
R15	0000000000000000

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory D
- PCI D
- Processor

Status Info: Single Step Instruction at Architectural CS:rIP

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-cla	754	0	0	1	Compatible 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	0000000000000000
rBX	0000000000000000
rCX	0000000000000000
rDX	0000000000000F40
rIP	0000000000000000
CR0	60000010
CR2	0000000000000000
CR3	0000000000000000
CR4	00000000
CR8	00000000
R8	0000000000000000
R9	0000000000000000
R10	0000000000000000
R11	0000000000000000
R12	0000000000000000
R13	0000000000000000
R14	0000000000000000
R15	0000000000000000

Press "SING STEP" for the 3rd and last time (Step 8) to go to the first instruction.



- Feature Explorer
 - APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly**
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	1	Compatible 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	00000000
rBX	00000000
rCX	0000000000
rDX	00000000000000F40
rSP	0000000000000000
rBP	0000000000000000
rSI	0000000000000000
rDI	0000000000000000
rFLAG	00000000000000002
rIP	000000000000E05B
CRO	60000010

Scenario: Once at BOOT VECTOR, user can bring up a Disassembly window and walk through his/her own code.

Disassembly 2

Address: F000:000000000000E05B Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

Num of Bytes: 00000200 Phys Type: Auto

Breakpoints: Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E05B	EA 60 E0 00 F0	jmp	f000:e060h	16
	F000:000000000000E060	8E EA	mov	gs, dx	16
	F000:000000000000E062	66 8B C8	mov	ecx, eax	6
	F000:000000000000E065	B0 A0	mov	al, a0h	16
	F000:000000000000E067	E6 80	out	80h, al	16
	F000:000000000000E069	B0 80	mov	al, 80h	16

Node: 0, Core: 0

Node 0 Core 0 Refresh Wr Chgs Wr All

Control buttons: HOT ON, EXIT HDT, EXIT RIP, EXIT RES, HDT RESET, HDT INIT, HDT SMI, HDT RSM, SET BRK, SET BRK, DSBL BRK, SING STEP, STEP TMR, FLUSH CACHE, FLUSH TLB, RESET TRAP, DBREQ DSBL, DBREQ DSBL, DB REQ, DB RDY, POLL DBRDY, REFRE ALL, CONG, LOAD, RUN, REG ON, REG OFF

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
 - Disassembly
- DRAM Address Translator
- Memory Dump
- Target Memory Search
- PCI Configuration
- Processor Registers

Status Info: Single Step Instruction at Architectural CS:rIP

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	1	Compatible 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	0000000000000000
rBX	0000000000000000
rCX	0000000000000000
rDX	0000000000000F40
rSP	0000000000000000
rBP	0000000000000000
rSI	0000000000000000
rDI	0000000000000000
rFLAG	0000000000000002
rIP	000000000000E05B
CR0	60000010

Scenario: User can Single Step through code and go line by line

Disassembly 2

Address: f000:000000000000E060 Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

Num of Bytes: 00000200 Phys Type: Auto

BP	Address	Opcodes	Mnemonic	Code	Size
	f000:000000000000E05B	EA 60 E0 00 F0	jmp	f000:e060h	16
➡	f000:000000000000E060	8E EA	mov	gs, dx	16
	f000:000000000000E062	66 8B C8	mov	ecx, eax	16
	f000:000000000000E065	B0 A0	mov	al, a0h	16
	f000:000000000000E067	E6 80	out	80h, al	16
	f000:000000000000E069	B0 80	mov	al, 80h	16

Node: 0, Core: 0

Node 0 Core 0 Refresh Wr Chgs

- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	1	Compatible 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	0000000000000000
rBX	0000000000000000
rCX	0000000000000000
rDX	0000000000000F40
rSP	0000000000000000
rBP	0000000000000000
rSI	0000000000000000
rDI	0000000000000000
rFLAG	0000000000000002
rIP	000000000000E060
CR0	60000010

Scenario: Don't forget to press "Refresh" to update registers.



Node 0 Core 0 Refresh Wr Chgs Wr All

Disassembly 2

Address: F000:000000000000E060 Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

Num of Bytes: 00000200 Phys Type: Auto

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E05B	EA 60 E0 00 F0	jmp	f000:e060h	16
	F000:000000000000E060	8E EA	mov	gs, dx	16
	F000:000000000000E062	66 8B C8	mov	ecx, eax	16
	F000:000000000000E065	B0 A0	mov	al, a0h	16
	F000:000000000000E067	E6 80	out	80h, al	16
	F000:000000000000E069	B0 80	mov	al, 80h	16

Node: 0, Core: 0

Node 0 Core 0 Refresh Wr Chgs

HOT ON EXIT HDT EXIT PIP EXIT RES HDT RESET HDT INIT HDT SMI HDT RSM SET BRK SET RPS DSR BIST SING STEP STEP TRIP FLUSH CACHE FLUSH TLB RESET TRIP DBRQ DSRT DBRQ DSRT DB REA DB RDV POLL DRDY REFR ALL CONS LOAD RUN REC ON REC OFF

- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - + Debug Utilities
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - Memory Debuggers
 - ◆ Disassembly
 - ◆ DRAM Address Translator
 - ◆ Memory Dump
 - ◆ Target Memory Search
 - + PCI Configuration
 - + Processor Registers

Status Info

Single Step Instruction at Architectural CS:rIP

Node	Core Name	Core ID	Core ID	Core ID	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	1	Compatible 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

CPU Registers 2

Name	Value
rAX	0000000000000000
rBX	0000000000000000
rCX	0000000000000000
rDX	0000000000000F40
rSP	0000000000000000
rBP	0000000000000000
rSI	0000000000000000
rDI	0000000000000000
rFLAG	0000000000000002
rIP	000000000000E060
CR0	60000010

Node 0 Core 0 Refresh Wr Chgs Wr All

Disassembly 2

Address: F000:000000000000E062 Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

Num of Bytes: 00000200 Phys Type: Auto

Breakpoints Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E05B	EA 60 E0 00 F0	jmp	f000:e060h	16
	F000:000000000000E060	8E EA	mov	gs, dx	16
→	F000:000000000000E062	66 8B C8	mov	ecx, eax	16
	F000:000000000000E065	B0 A0	mov	al, a0h	16
	F000:000000000000E067	E6 80	out	80h, al	16
	F000:000000000000E069	B0 80	mov	al, 80h	16

Node: 0, Core: 0

Node 0 Core 0 Refresh Wr Chgs

Debugging from the Boot Vector Summary

1. Boot/Start Target
2. HDT ON
3. Assert DBReq
4. Warm Reset the Target (Still in HDT Mode)
5. Deassert DBReq
6. Single Step (From line IP to FFF0h)
7. Single Step (Hunt for Southbridge)
8. Single Step (1st jump to boot code)

2) Using Breakpoints



- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - Event Analyzer
 - ICache Disassembly
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	1	Compatible 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 2

Hardware Breakpoints

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Reset BP
DR0	0000000000000080	<input checked="" type="checkbox"/> G0	I/O Read Write	Byte	Clear BP0
DR1	0000000000000000	<input type="checkbox"/> G1	Instruction Fetc	Byte	Clear BP1
DR2	0000000000000000	<input type="checkbox"/> G2	Instruction Fetc	Byte	Clear BP2
DR3	0000000000000000	<input type="checkbox"/> G3	Instruction Fetc	Byte	Clear BP3

GD
 Redirect

 Write All upon Reset

Software breakpoints:

Add	Linear Address	Enabled	Action
<input type="button" value="Add"/>			

User has 4 Hardware Breakpoints to use.

1) Global Enabled – Enables/Disables current breakpoint
2) GD – Breaks into HDT if any access to Debug Registers (DR0-DR7)

3) Redirect – User MUST check this so that when breakpoint is triggered control is “redirected” into HDT.

- Feature Explorer
 - APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - Event Analyzer
 - ICache Disassembly
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	1	Compatible 16-bit Mode	BSP	B0	1024	<input type="checkbox"/> Refresh <input checked="" type="checkbox"/> Auto Refresh

Breakpoints 2

Hardware Breakpoints

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Reset BP
DR0	0000000000000080	<input checked="" type="checkbox"/> G0	I/O Read Write	Byte	Clear BP0
DR1	0000000000000000	<input type="checkbox"/> G1	Instruction Fetc	Byte	Clear BP1
DR2	0000000000000000	<input type="checkbox"/> G2	Instruction Fetc	Byte	Clear BP2
DR3	0000000000000000	<input type="checkbox"/> G3	Instruction Fetc	Byte	Clear BP3

GD Redirect

 Write All upon Reset

Software Breakpoints:

Linear Address	Enabled	Action

*To submit changes, user presses "Wr Chgs" or "Wr All".
For Scenario 1, a breakpoint is set to trigger on any I/O access to port 0x80*



- Feature Explorer
- AP Resume operation of current state
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - Event Analyzer
 - ICache Disassembly
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
 - Disassembly
 - DRAM Add
- PCI Configuration
- Processor Registers

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Reset BP
DR0	0000000000000080	<input checked="" type="checkbox"/> G0	I/O Read Write	Byte	Clear BP0
DR1	0000000000000000	<input type="checkbox"/> G1	Instruction Fetc	Byte	Clear BP1
DR2	0000000000000000	<input type="checkbox"/> G2	Instruction Fetc	Byte	Clear BP2
DR3	0000000000000000	<input type="checkbox"/> G3	Instruction Fetc	Byte	Clear BP3

Once breakpoint is set and written, Exit HDT and wait for breakpoint to get triggered.

Breakpoint is triggered! I/O Access at port 0x80.

Software Breakpoints:

Add

GD Redirect Write All upon Reset

Node 0 Core 0 Refresh Wr Chgs Wr All

Segment	Offset	rIP	Addr Type	Index
				0000000000000010

Num of Bytes: 00000200 Phys Type: Auto

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E065	B0 A0	mov	a1, a0h	16
	F000:000000000000E067	E6 80	out	80h, a1	16
	F000:000000000000E069	B0 80	mov	a1, 80h	16
	F000:000000000000E06B	E6 70	out	70h, a1	16
	F000:000000000000E06D	FA	cli		16
	F000:000000000000E06E	FC	cld		16



Feature Ex Resume operation at current state

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 2

Hardware Breakpoints

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Reset BP
DR0	0000000000000080	<input checked="" type="checkbox"/> G0	I/O Read Write	Byte	Clear BP0
DR1	0000000000000CF8	<input checked="" type="checkbox"/> G1	I/O Read Write	Byte	Clear BP1
DR2	0000000000000000	<input type="checkbox"/> G2	Instruction Fetc	Byte	Clear BP2
DR3	0000000000000000	<input type="checkbox"/> G3	Instruction Fetc	Byte	Clear BP3

GD Redirect Write All upon Reset

Software Breakpoints:

Linear Address	Enabled	Action

Scenario 2: Breakpoint set to trigger on any access to "Configuration Address Register". Then Exit HDT, allowing system to run.

Disassembly 3

Address	Segment	CS Sel	Offset	Phys Type	Auto Track CS:rip
F000:0000000000000065					
F000:0000000000000067					
F000:0000000000000069					
F000:000000000000006B					
F000:000000000000006D					
F000:000000000000006E					

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:0000000000000065	B0 A0	mov	a1, a0h	16
	F000:0000000000000067	E6 80	out	80h, a1	16
	F000:0000000000000069	B0 80	mov	a1, 80h	16
	F000:000000000000006B	E6 70	out	70h, a1	16
	F000:000000000000006D	FA	cli		16
	F000:000000000000006E	FC	cld		16

Node: 0, Core: 0



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - Event Analyzer
 - ICache Disassembly
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B1	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 2

Hardware Breakpoints

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Reset BP
DR0	0000000000000080	<input checked="" type="checkbox"/> G0	I/O Read Write	Byte	Clear BP0
DR1	0000000000000CF8	<input checked="" type="checkbox"/> G1	I/O Read Write	Byte	Clear BP1
DR2	0000000000000000	<input type="checkbox"/> G2	Instruction Fetc	Byte	Clear BP2
DR3	0000000000000000	<input type="checkbox"/> G3	Instruction Fetc	Byte	Clear BP3

GD Redirect

 Write All upon Reset

Scenario 2: View Disassembly to see where in code "Configuration Address Register" is accessed.

Software Breakpoints:

Node 0 Core 0 Refresh Wr Chgs Wr All

Disassembly 3

Address: F000:000000000000E071 Addr Type: Index

Segment: CS Sel Offset: rIP - 0000000000000010

Num of Bytes: 00000200 Phys Type: Auto

 Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E076	66 B8 6C C0 00 80	mov	eax,8000e06ch	16
	F000:000000000000E07C	BA F8 0C	mov	dx,0cf8h	16
	F000:000000000000E07F	66 EF	out	dx,eax	16
	F000:000000000000E081	83 C2 04	add	dx,04h	16
	F000:000000000000E084	66 ED	in	eax,dx	16
	F000:000000000000E086	8A C8	mov	cl,al	16

Node: 0, Core: 0

Node 0 Core 0 Refresh Wr Chgs



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - Event Analyzer
 - ICache Disassembly
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B1	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoint	Address	Core	Condition	Size	Action
DR0	0000000000000080	G0		Byte	Clear BP1
DR1	000000000000CF8	G1	I/O Read Write	Byte	Clear BP2
DR2	0000000000000000	G2	Instruction Fetc	Byte	Clear BP3
DR3	0000000000000000	G3	Instruction Fetc	Byte	Clear BP3

GD Redirect


 Write All upon Reset

- Copy
- Paste
- Find...
- Load Ctrl+O
- Save As ... Ctrl+S
- Print Ctrl+P
- Display Opcode Column Alt+F3
- Insert HW Breakpoint F9**
- Enable HW Breakpoint Ctrl+F9
- Insert SW Breakpoint Shift+F9
- Enable SW Breakpoint Ctrl+Shift+F9
- Step Into (Single Step) F8
- Step Over Alt+F10
- Jump rIP to Next Row
- Run to Cursor F7
- Properties

Address	OpCodes	Mnemonic	Code	Size
F000:000000000000E071	F8 0C	mov	dx,0cf8h	16
	EF	out	dx,eax	16
	C2 04	add	dx,04h	16
	ED	in	eax,dx	16
	C8	mov	cl,al	16
F000:000000000000E088	0C 10	or	al,10h	16

Node: 0, Core: 0
 Cursor Addr = F000:000000000000E088 = 0000000000FE088 (Phys)
 UC/IO@Basic

There are alternative ways to set breakpoints.
 User can Right-Click in Disassembly window and view options.





- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - Event Analyzer
 - ICache Disassembly
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - Disassembly
 - DRAM Address Translator
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B1	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 2

Hardware Breakpoints

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Reset BP
DR0	0000000000000080	<input checked="" type="checkbox"/> G0	I/O Read Write	Byte	Clear BP0
DR1	0000000000000CF8	<input checked="" type="checkbox"/> G1	I/O Read Write	Byte	Clear BP1
DR2	00000000000FE088	<input checked="" type="checkbox"/> G2	Instruction Fetc	Byte	Clear BP2
DR3	0000000000000000	<input type="checkbox"/> G3	Instruction Fetc	Byte	Clear BP3

GD Redirect

 Write All upon Reset

Software Breakpoints:

Linear Address	Enabled	Action

Node 0 Core 0 Refresh Wr Chgs Wr All

Disassembly 3

Address: F000:000000000000E071 Addr Type: Index

Segment: CS:SI Offset: rIP - 0000000000000010

Num of Bytes: 00000200 Phys Type: Auto

 Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E07C	BA F8 0C	mov	dx,0cf8h	16
	F000:000000000000E07F	66 EF	out	dx,eax	16
	F000:000000000000E081	83 C2 04	add	dx,04h	16
	F000:000000000000E084	66 ED	in	eax,dx	16
	F000:000000000000E086	8A C8	mov	cl,al	16
	F000:000000000000E088	0C 10	or	al,10h	16

Node: 0, Core: 0
 Cursor Addr = F000:000000000000E088 = 0000000000FE088 (Phys)
 UC/IO@Basic



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - Event Analyzer
 - ICache Disassembly
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Deb...
 - Target Mem...
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B1	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 2

Hardware Breakpoints

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Reset BP
DR0	0000000000000080	<input checked="" type="checkbox"/> G0	I/O Read Write	Byte	Clear BP0
DR1	0000000000000CF8	<input checked="" type="checkbox"/> G1	I/O Read Write	Byte	Clear BP1
DR2	00000000000FE088	<input checked="" type="checkbox"/> G2	Instruction Fetc	Byte	Clear BP2
DR3	00000000000FE08C	<input checked="" type="checkbox"/> G3	Instruction Fetc	Byte	Clear BP3

GD Redirect

 Write All upon Reset

Software Breakpoints:

	Linear Address	Enabled	Action
<input type="button" value="Add"/>			

Node 0 Core 0 Refresh **Wr Chgs** Wr All

User can enter address manually. In this scenario, a breakpoint is set a few instructions down. Press "Wr Chgs" to submit changes.

Breakpoints

Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E07C	BA F8 0C	mov	dx,0cf8h	16
	F000:000000000000E07E	66 EF	out	dx,eax	16
	F000:000000000000E080	83 C2 04	add	dx,04h	16
	F000:000000000000E082	66 ED	in	eax,dx	16
	F000:000000000000E084	8A C8	mov	cl,al	16
	F000:000000000000E086	0C 10	or	al,10h	16
	F000:000000000000E088	66 EF	out	dx,eax	16
	F000:000000000000E08C	66 B8 C0 00 00 80	mov	eax,80000c0h	16
	F000:000000000000E092	83 FA 04	sub	dx,04h	16

Node: 0, Core: 0
 Cursor Addr = F000:000000000000E08C = 0000000000FE08C (Phys)
 UC/IO@Basic



- Feature Explorer
 - Resume Operation at current state
 - APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - Event Analyzer
 - ICache Disassembly
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache
 - Memory
 - Disassembly
 - DRAM Address
 - Memory Dump
 - Target Memory Search
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B1	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 2

Hardware Breakpoints

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Reset BP
DR0	0000000000000080	<input checked="" type="checkbox"/> G0	I/O Read Write	Byte	Clear BP0
DR1	0000000000000CF8	<input checked="" type="checkbox"/> G1	I/O Read Write	Byte	Clear BP1
DR2	000000000000FE08	<input checked="" type="checkbox"/> G2	Instruction Fetc	Byte	Clear BP2
DR3	000000000000FE0C	<input checked="" type="checkbox"/> G3	Instruction Fetc	Byte	Clear BP3

GD Redirect Advanced << Break On SMM Conditional BP << Write All upon Reset

Red bullet indicates breakpoint has been set. Exiting HDT to trigger subsequent breakpoints.

Addr Type Index

Segment	CS Sel	Offset	rIP	Addr Type	Index
					0000000000000010

Num of Bytes: 00000200 Phys Type: Auto

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:0000000000000E07C	BA F8 0C	mov	dx,0cf8h	16
	F000:0000000000000E07F	66 EF	out	dx,eax	16
	F000:0000000000000E081	83 C2 04	add	dx,04h	16
	F000:0000000000000E084	66 ED	in	eax,dx	16
	F000:0000000000000E086	8A C8	mov	cl,al	16
	F000:0000000000000E088	0C 10	or	al,10h	16
	F000:0000000000000E08A	66 EF	out	dx,eax	16
	F000:0000000000000E08C	66 B8 C0 00 00 80	mov	eax,80000c0h	16
	F000:0000000000000E092	83 FA 04	sub	dx,04h	16

Node: 0, Core: 0
 Cursor Addr = F000:0000000000000E08C = 000000000000FE08C (Phys)
 UC/IO@Basic



- Feature Explorer
- + APIC
 - + BTHB Debuggers
 - + Data Cache Arrays
 - Debug Utilities
 - ◆ Breakpoints
 - ◆ Cache Diagnostic Loader
 - ◆ Cache Line Translator
 - ET Event Analyzer
 - ◆ ICache Disassembly
 - + Download Tools
 - + HyperTransport™ Technology
 - + I/O Ports
 - + Instruction Cache Arrays
 - + JTAG Instructions
 - + L2 Cache Arrays
 - Memory Debuggers
 - ◆ Disassembly
 - ◆ DRAM Address Translator
 - ◆ Memory Dump
 - ◆ Target Memory Search
 - + PCI Configuration
 - + Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B2	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 2

Hardware Breakpoints

	Linear Address	Global Enabled	Transaction Type	Breakpoint Length	Reset BP
DR0	0000000000000080	<input checked="" type="checkbox"/> G0	I/O Read Write	Byte	Clear BP0
DR1	0000000000000CF8	<input checked="" type="checkbox"/> G1	I/O Read Write	Byte	Clear BP1
DR2	00000000000FE088	<input checked="" type="checkbox"/> G2	Instruction Fetc	Byte	Clear BP2
DR3	00000000000FE08C	<input checked="" type="checkbox"/> G3	Instruction Fetc	Byte	Clear BP3

GD Redirect Write All upon Reset

Advanced << Break On SMM Conditional BP <<

Software Breakpoints:

Add	Linear Address	Enabled	Action

Node 0 Core 0 Refresh Wr Chgs Wr All

Disassembly 3


Address	F000:000000000000E078	Addr Type	Index
Segment	CS Sel	Offset	rIP
Num of Bytes	00000200	Phys Type	Auto

Breakpoints Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E07C	BA F8 0C	mov	dx,0cf8h	16
	F000:000000000000E07F	66 EF	out	dx,eax	16
	F000:000000000000E081	83 C2 04	add	dx,04h	16
	F000:000000000000E084	66 ED	in	eax,dx	16
	F000:000000000000E086	8A C8	mov	cl,al	16
	F000:000000000000E088	0C 10	or	al,10h	16
	F000:000000000000E08A	66 EF	out	dx,eax	16
	F000:000000000000E08C	66 B8 C0 00 00 80	mov	eax,80000c0h	16
	F000:000000000000E092	83 FA 04	sub	dx,04h	16

Node: 0, Core: 0
 Cursor Addr = F000:000000000000E08C = 0000000000FE08C (Phys)
 UC/IO@Basic

3) Using Event Trigger



*If: selects the condition to compare against.
 "TRUE" means "ALWAYS".
 Then: So, for this "TRUE" condition, the "THEN" or "ELSE"
 case will always be executed.*

Breakpoints 1		Event Analyzer 2	
State 1			
If	TRUE		
Then	Do Nothing		

Current State : 1

Counter 1	Counter 2	Counter 3	Counter 4
0000000000000000	0000000000000000	0000000000000000	0000000000000000
Reset	Reset	Reset	Reset

Force HDT On Polling Delay : 0 ms

Address	Segment	Offset	rIP	Addr Type	Num of Bytes	Phys Type
F000:000000000000E081	CS Sel			Index	0000000200	Auto

BP	Address	Opcodes	Mnemonic	Code	Size
	F000:000000000000E081				16

*Reminder: Event Analyzer is a post-processing, HDT software-driven feature.
 User will now select what steps to take once any access to
 port 80h causes the system to get in HDT Mode.*



- Feature Explorer
- ◆ APIC
 - ◆ BTHB Debuggers
 - ◆ Data Cache Arrays
 - ◆ Debug Utilities
 - ◆ Breakpoints
 - ◆ Cache Diagnostic Loader
 - ◆ Cache Line Translator
 - ◆ Event Analyzer
 - ◆ ICache Disassembly
 - ◆ Download Tools
 - ◆ HyperTransport™ Technology
 - ◆ I/O Ports
 - ◆ Instruction Cache Arrays
 - ◆ JTAG Instructions
 - ◆ L2 Cache Arrays
 - ◆ Memory Debuggers
 - ◆ PCI Configuration
 - ◆ Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	1	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 1 | **Event Analyzer 2**

State 1

If	TRUE
Then	Do Nothing

Current State : 1

Counter 1	Counter 2	Counter 3	Counter 4
0000000000000000	0000000000000000	0000000000000000	0000000000000000
Reset	Reset	Reset	Reset

Force HDT On Polling Delay : ms

Disassembly 1 | CPU Registers 1

Address	F000:000000000000E081		Addr Type	Index
Segment	CS Sel	Offset	rIP	+ 0000000000000000
Num of Bytes	00000200	Phys Type	Auto	

Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
↔	F000:000000000000E081	83 C2 04	add	dx,04h	16
	F000:000000000000E084	66 ED	in	eax,dx	16
	F000:000000000000E086	8A C8	mov	cl,al	16
	F000:000000000000E088	0C 10	or	al,10h	16
	F000:000000000000E08A	66 EF	out	dx,eax	16

Node: 0, Core: 0



Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
 - Br...
 - Ca...
 - ET
 - ICa...
- Downlo...
- HyperT...
- I/O Port...
- Instruct...
- JTAG In...
- L2 Cach...
- Memory...
- PCI Cor...
- Process...

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	1	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

In this example, we're going to increment a "software" counter to keep track of how many times there are accesses to port 80h..

Then

Node	Core	Action	Reg/Addr	Item	Data	Mask	Rem	Add
0	0	Do Nothing						

- Enter HDT for All
- Exit HDT for All
- Exit Resume for All
- Exit RIP for All
- Go to State
- Increment Counter**

OK Cancel

FO00:000000000000E081	83 C2 04	add	dx,04h	16
FO00:000000000000E084	66 ED	in	eax,dx	16
FO00:000000000000E086	8A C8	mov	cl,al	16
FO00:000000000000E088	0C 10	or	al,10h	16
FO00:000000000000E08A	66 EF	out	dx,eax	16

Node: 0, Core: 0

Node 0 Core 0 Refresh Wr Chgs



- Feature Explorer
 - APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Caches
 - Cache
 - Event
 - ICache
 - Download
 - HyperTransport
 - I/O Port
 - Instruction
 - JTAG Interface
 - L2 Cache
 - Memory
 - PCI Controller
 - Processor

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	1	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

Clause Definition

If

Node	Core	Item	
0	0	TRUE	<input type="button" value="Add"/>

Then

Node	Core	Action	Reg/Addr	Item	Data	Mask	
0	0	Increment Counter	1				<input type="button" value="Rem"/> <input type="button" value="Add"/>

OK Cancel

User can "Add" (a new row will be added) multiple conditions and "Remove" any incorrect conditions

FO00:000000000000E081	83 C2 04	add	dx,04h	16
FO00:000000000000E084	66 ED	in	eax,dx	16
FO00:000000000000E086	8A C8	mov	cl,al	16
FO00:000000000000E088	0C 10	or	al,10h	16
FO00:000000000000E08A	66 EF	out	dx,eax	16

Node: 0, Core: 0

- Feature Explorer
- APIC
- BTH
- Data
- Debu
- B
- C
- C
- ET B
- I
- Down
- Hype
- I/O P
- Instru
- JTAG
- L2 C
- Mem
- PCI C
- Proc

Form1

GPR GPR (Compact) rIP Only 0 MSR

Memory Dump Columns per line 8

Address	0000000000000000			Addr Type	Linear
Segment		Offset	+		
Num of Bytes	00000200	Phys Type	Auto	Display Size	32 bits

Disassembly Code Size: Auto

Address	0000000000000000			Addr Type	Linear
Segment		Offset	+		
Num of Bytes	00000200	Phys Type	Auto		

ICache DCache L2 Cache Refresh On Save

Retrieves Data from open Cache Feature windows only

PCI Data Starting Bus: 0 Ending Bus: 255 PCI Config Space

Full Path File Name: Browse...

OK Cancel

Size Refresh

24 Auto Refresh

Mask

	Rem	Add
--	-----	-----

Mask

	Rem	Add
	Rem	Add

16

User can select what type of information to store with each access to port 80h. GPR(Compact) is a small subset of the general-purpose registers. User can also write PCI-Config Space, MSRs, etc.



Feature Explorer

- APIC
- BTH
- Data
- Debug
- ET
- Down
- Hyper
- I/O P
- Instru
- JTAG
- L2 C
- Mem
- PCI C
- Proc

Form1

GPR GPR (Co

Memory Dump

Address
Segment
Num of Bytes
000 002

Disassembly

Address
Segment
Num of Bytes
000 002

ICache DCache

Retrieves Data from open Cach

PCI Data Starti

Full Path File Name:

OK Cancel

Save As

Save in: trash

- Debug
- hdt6
- LinuxCpuFreqD
- ListCtrlDemo
- res
- msrdump.MSR
- MyPropertyCtrl.positions
- w2k3sp1_1218_usa_x86fre_spcd.iso
- My Recent Documents
- Desktop
- My Documents
- My Computer
- My Network Places
- ~\CodingTest[1].doc
- ~\ntis_word.doc
- armsdbapi.zip
- cpudump.txt
- cpuregdump.txt
- david.bat
- david.txt
- gprcompact
- ListCtrlDemo.zip
- Mantis_word.doc

File name: port80access.txt

Save as type:

Save Cancel

Refresh

Auto Refresh

sk		
	Rem	Add

sk		
	Rem	Add
	Rem	Add

F000:000000000000E084	66 ED	in	eax, dx	16
F000:000000000000E086	8A C8	mov	cl, al	16
F000:000000000000E088	0C 10	or	al, 10h	16
F000:000000000000E08A	66 EF	out	dx, eax	16

Node: 0, Core: 0

- + APIC
- + BTH
- + Data
- Debug
- + E
- + I
- + L
- + D
- + Hype
- + I/O P
- + Instru
- + JTAG
- + L2 C
- + Mem
- + PCI C
- + Proc

Form1 [Min] [Max] [Close]

GPR
 GPR (Compact)
 rIP Only
 MSR

Memory Dump
 Columns per line: 8

Address	0000000000000000	Addr Type	Linear
Segment	Offset	+	
Num of Bytes	00000200	Phys Type	Auto
		Display Size	32 bits

Disassembly
 Code Size: Auto

Address	0000000000000000	Addr Type	Linear
Segment	Offset	+	
Num of Bytes	00000200	Phys Type	Auto

ICache
 DCache
 L2 Cache
 Refresh On Save

Retrieves Data from open Cache Feature windows only

PCI Data
 Starting Bus: 0 Ending Bus: 255
 PCI Config Space

Full Path File Name: D:\trash\port80access.txt

Size: 24

Auto Refresh

Mask

	Rem	Add

Mask

	Rem	Add
	Rem	Add

F000:00000000000000E084	66 ED	in	eax, dx	16
F000:00000000000000E086	8A C8	mov	cl, al	16
F000:00000000000000E088	0C 10	or	al, 10h	16
F000:00000000000000E08A	66 EF	out	dx, eax	16

Node: 0, Core: 0

HOT ON EXIT HDT EXIT RIP EXIT RES HDT RESIT HDT INIT HDT SMI HDT RSM SET BSA SET BSA DSBL BIST SING STEP STEP TRF FLUSH L2C FLUSH TLB RESET TRP DBRQ DSRT DBRQ DSRT DB REA DB RDY POLL DBRQ REFRE ALL CONS LOAD RUN REG ON REG OFF

Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Breakpoints
- Caches
- Downloaders
- HyperTransport
- I/O Ports
- Instruction
- JTAG Interface
- L2 Cache
- Memory
- PCI Controller
- Processors

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	1	0	1	0	Legacy 16-bit Mode	BSP	B0	1024

Refresh Auto Refresh

Clause Definition

Finally, for this example, after collecting the necessary information for this ONE instance, user would need to "Exit" HDT to allow the system to run.

Then

Node	Core	Action	Reg/Addr	Item	Data	Mask	Rem	Add
0	0	Increment Counter	1					
0	0	Write to File	D:\trash\port80access.txt					
0	0	Do Nothing						

- Do Nothing
- Enter HDT for All
- Exit HDT for All**
- Exit Resume for All
- Exit RIP for All
- Go to State

OK Cancel

F000:000000000000E081	83 C2 04	add	dx,04h	16
F000:000000000000E084	66 ED	in	eax,dx	16
F000:000000000000E086	8A C8	mov	cl,al	16
F000:000000000000E088	0C 10	or	al,10h	16
F000:000000000000E08A	66 EF	out	dx,eax	16

Node: 0, Core: 0

Node 0 Core 0 Refresh Wr Chgs



- Feature Explorer
- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - ET Event Analyzer
 - ICache Disassembly
- Download Tools
- HyperTransport™ Technology
- I/O Ports
- Instruction Cache Arrays
- JTAG Instructions
- L2 Cache Arrays
- Memory Debuggers
- PCI Configuration
- Processor Registers

Status Info

Node	CPU Name	DBRq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	1	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 1 | **Event Analyzer 2**

If	TRUE
Then	Increment Counter 1 And Empty

Pressing "Enable" will Exit HDT.

Current State : 1

Counter 1	Counter 2	Counter 3	Counter 4
0000000000000000	0000000000000000	0000000000000000	0000000000000000
Reset	Reset	Reset	Reset

Force HDT On Polling Delay : 10 ms
 Polling DBRdy **Enable** Reset All Counters

Disassembly 1 | CPU Registers 1

Address	F000:000000000000E081			Addr Type	Index
Segment	CS Sel	Offset	rIP	+	0000000000000000
Num of Bytes	00000200	Phys Type	Auto		

Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
↩	F000:000000000000E081	83 C2 04	add	dx,04h	16
	F000:000000000000E084	66 ED	in	eax,dx	16
	F000:000000000000E086	8A C8	mov	cl,al	16
	F000:000000000000E088	0C 10	or	al,10h	16
	F000:000000000000E08A	66 EF	out	dx,eax	16

Node: 0, Core: 0

Node 0 | Core 0 | Refresh | Wr Chgs



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - ET** Event Analyzer
 - ICache Disassembly
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	1	0	Legacy 16-bit Mode	BSP	B0	1024	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 1 | **Event Analyzer 2**

State 1

If	TRUE	T
Then	Increment Counter 1 AND Write to File D:\trash\port80access.txt (Node = 0, Core = 0) AND Exit HDT for All Empty	

Current State : 1

Counter 1	Counter 4
0000000000000000C	00000000000000000
Reset	Reset

Force HDT On Polling Delay: 20 ms

Event Analyzer Timer

Elapsed time: 24 seconds


Disassembly 1 | CPU Registers 1

Address	F000:0000000000006224			Addr Type	Index
Segment	CS Sel	Offset	rIP	+	0000000000000000
Num of Bytes	00000200	Phys Type	Auto		

Auto Track CS:rIP

BP	Address	Opcodes	Mnemonic	Code	Size
↔	F000:000000000000E615	BC 1B E6	mov	sp,e61bh	16
	F000:000000000000E618	E9 00 02	jmp	loc e81bh	16
	F000:000000000000E61B	1D E6 0B	sbb	ax,Obe6h	16
	F000:000000000000E61E	F6 74 41	div	byte [si+41h]	16
	F000:000000000000E621	8B DE	mov	bx,si	16

Node: 0, Core: 0



Text file output of accesses to port 80h.

General Register (Compact)

rIP	rAX	rBX	rCX	rDX	rSP	rBP
000000000000E067	0000000000000A0	0000000000000000	0000000000000000	0000000000000F40	0000000000000000	0000000000000000
000000000000E069	0000000000000A0	0000000000000000	0000000000000000	0000000000000F40	0000000000000000	0000000000000000
000000000000E1EF	00000000FEE001A2	0000000000000824	000000000000001B	0000000000000000	0000000000000000	0000000000000000
000000000000E26C	00000000FEE009AA	0000000000000824	000000000000001B	0000000000000000	0000000000000000	0000000000000000
000000000000E278	0000000000000FAB	0000000000000824	0000000000000000	00000000078BFBF	000000000000E274	0000000000000000
000000000000E292	00000000000000A4	0000000000000000	000000000000017B	0000000000000000	000000000000E280	0000000000000000
000000000000E2A6	00000000000004A5	0000000000000824	00000000C0010048	0000000000000000	000000000000E2A2	0000000000000000
000000000000E2AD	000000000000061A6	0000000000000824	00000000C0010000	000000000000002E	000000000000E2A2	0000000000000000
000000000000E89D	000000000000061CF	0000000000000824	00000000C0010000	000000000000E522	000000000000E895	0000000000000000
000000000000E8A1	000000000000061CF	0000000000000824	00000000C0010000	000000000000E522	000000000000E895	0000000000000000
000000000000E33C	00000000800003BC0	000000000000E32B	00000000C0013B43	00000000000000FF	000000000000D7DB	0000000000000000
000000000000E615	000000008000FFC1	000000000000E32B	00000000C0010000	0000000000000090	000000000000E5FE	0000000000000000
0000000000006224	00000000000000C1	0000000000000000	0000000000000000	0000000000000080	000000000000E660	0000000000000000
000000000000E799	000000000000000C	000000000000F000	0000000000000000	0000000000000400	000000000000E00	000000000002000C
000000000000E7D2	000000000000C0DC3	000000000000F000	0000000000000000	0000000000000400	000000000000E00	000000000002000C
000000000000E801	000000000000050C5	00000000000189B25	000000000008F9318	0000000000002300	000000000000DFE	000000000002000C
00000000000082C0	00000000016161601	0000000000018EE1A	00000000C0010001	00000000016161616	000000000000EFE	000000000002010C



- Feature Explorer
- APIC
 - BTHB Debuggers
 - Data Cache Arrays
 - Debug Utilities
 - Breakpoints
 - Cache Diagnostic Loader
 - Cache Line Translator
 - ET** Event Analyzer
 - ICache Disassembly
 - Download Tools
 - HyperTransport™ Technology
 - I/O Ports
 - Instruction Cache Arrays
 - JTAG Instructions
 - L2 Cache Arrays
 - Memory Debuggers
 - PCI Configuration
 - Processor Registers

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size	Refresh
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a	<input checked="" type="checkbox"/> Auto Refresh

Breakpoints 1 | **Event Analyzer 2**

State 1

If	TRUE	T
Then	Increment Counter 1 AND Write to File D:\trash\ConfigAddressPortAccess.txt (Node = 0, Core = 0) AND Exit HDT For All Empty	

Current State : 1

Event Analyzer Timer

Elapsed time: 34 seconds

Disable

Counter 1	Counter 4
0000000000000000C 0000000000000000	00000000000000000
Reset	Reset

Force HDT On Polling Delay: 20 ms

Polling DBRdy

Disassembly 1 | CPU Registers 1

Address: F000:000000000000D9B4 Addr Type: Index

Segment: CS Sel Offset: rIP + 0000000000000000

Num of Bytes: 00000200 Phys Type: Auto

BP	Address	Opcodes	Mnemonic	Code	Size
↔	F000:000000000000D9B4	83 C2 04	add	dx,04h	16
	F000:000000000000D9B7	66 8B C3	mov	eax,ebx	16
	F000:000000000000D9BA	66 EF	out	dx,eax	16
	F000:000000000000D9BC	66 B8 01 00 00 00	mov	eax,00000001h	16
	F000:000000000000D9C2	0F A2	cpuid		16

Node: 0, Core: 0

Node 0 | Core 0 | Refresh | Wr Chgs

HOT ON EXIT HDT EXIT PIP EXIT RES HDT RESET HDT INIT HDT SMI HDT RSM SET BSA SET BSA DSR BIST SING STEP STEP TRIP FLUSH L2C FLUSH TLB RESET TRP DBRQ DSRT DBRQ DSRT DB REA DB RDV POLL DBRQ REFR ALL CONS LOAD RUN REG ON REG OFF

Feature Explorer

- APIC
- BTHB Debuggers
- Data Cache Arrays
- Debug Utilities
- Breakpoints

Status Info

Node	CPU Name	DBReq	Core	DBRdy	SMM	Operating Mode	BSP/AP	#DB Status	L2 Size
0	SH_B0/2-claw-754	0	0	0	n/a	n/a	n/a	n/a	n/a

Refresh Auto Refresh

ConfigAddressPortAccess.txt - Notepad


```

File Edit Format View Help Send
General Register (Compact)
rIP          rAX          rBX          rCX          rDX          rSP          rBP
000000000000E095 00000000800000C0 0000000000000000 0000000000000000 0000000000000CF8 0000000000000000 0000000000000000
000000000000E097 00000000800000C0 0000000000000000 0000000000000000 0000000000000CF8 0000000000000000 0000000000000000
000000000000E0AB 00000000800000874 0000000000000000 0000000000000000 0000000000000CF8 0000000000000000 0000000000000000
000000000000E0BA 00000000800040C0 0000000000000000 0000000000000000 0000000000000CF8 0000000000000000 0000000000000000
000000000000E17A 000000008000C290 0000000000000824 0000000000000000 0000000078B0CF8 0000000000000000 0000000000000000
000000000000E1A2 000000008000C3D4 0000000000000824 00000000C0011022 0000000000000CF8 0000000000000000 0000000000000000
000000000000E1B8 000000008000C3D8 0000000000000824 00000000C0011022 0000000000000CF8 0000000000000000 0000000000000000
000000000000E1CE 000000008000C094 0000000000000824 00000000C0011022 0000000000000CF8 0000000000000000 0000000000000000
000000000000D973 000000008000C06C 0000000000000824 000000000000001B 0000000000000CF8 00000000E2720000 0000000000000000
000000000000D988 000000008000C06C 000000000000001C 000000000000001B 0000000000000CF8 00000000E2720000 0000000000000000
000000000000D99B 000000008000C068 000000000000001C 000000000000001B 0000000000000CF8 00000000E2720000 0000000000000000
000000000000D9B4 000000008000C068 00000000F008000 000000000000001B 0000000000000CF8 00000000E2720000 0000000000000000
    
```

Board Development Timeline



CONFIDENTIAL



CONFIDENTIAL

Development & Debug Tools Overview

Please refer all questions to:

debug.tools@amd.com

Or

David Thanairongroj

AMD Global Services

Debug Tools

david.thanairongroj@amd.com



Q & A

©2004 Advanced Micro Devices, Inc.

AMD, the AMD Arrow logo, AMD Opteron, AMD Athlon, AMD Duron, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Microsoft and Windows are registered trademarks of Microsoft Corporation in the U.S. and other jurisdictions. HyperTransport is a trademark of the HyperTransport Technology Consortium. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.