

DDR3 Chip Interface




Measurements were made on the DDR3 chip interface by setting the slider labeled “Number of Addresses to Read / Write” to the maximum. Data for the Clock, Control and Data out are made selecting the “Write Only” radio button and “Start”. Data in is done using the “Read Only” button.

DDR3 runs at a clock frequency of 400MHz.



Be sure that the dipswitch is set up as indicated in the user guide and Reference manual.




Simulations were done in HyperLynx on the finished artwork.

*Scope shots were done on finished board.


Probe Points for DDR3 Chip

The DDR3 chip was probed at the points indicated below, viewing from the bottom of the board.





Probe points at the FPGA

Viewing the bottom of the board





DDR3_CLK




Compare to Orange trace in Simulation for single ended measurement

DDR3 chip interface A0 at DDR3


Simulation with sst115c1_cio_d12s3





ddr3_400mhz_dq0_at_memory




Simulation sst115c1_cio_d12s3




ddr3_400mhz_dq0_at_fpga




ddr3_400mhz_dqs0_p



Simulation Single Ended



Simulation Differential



Probing the board

It is often difficult to probe a board like this because of all the BGA parts. Any high density board will probably cause you the same problems. One easy way to find the right place to probe is to use a viewer that will allow you to look at the board artwork. For this board we have provided the layout in the Allegro .brd format. You can easily download a free viewer from:

<http://www.cadence.com/products/pcb/Pages/Downloads.aspx>

Select the Allegro/SIP Free Physical Viewer 16.2 (or later) and install it. You can then open the .brd file for the project. On the right hand side you will find the “Find” tab. You can enter a net name to select there and it will be highlighted.

Zoom in on the pin you want to look at. Then use the Visibility tab on the right to turn off all the layers except the bottom. You will then have a view of the bottom with the via you want to probe highlighted.

Set up the plot in the viewer under File > Plot Setup and select the Mirror Plot orientation. This will give you a print that is the same as looking at the bottom of the board. Next use File Plot to do the plot. It may take a couple of times through it to get something you can use. Make sure to mark where the grounds are around the via so you can find them easily.



101 Innovation Drive
San Jose, CA 95134
(408) 544-7000
www.altera.com
Applications Hotline:
(800) 800-EPLD
Literature Services:
literature@altera.com

© 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

