

LOW-JITTER, 10-OUTPUT, ANY-FREQUENCY, ANY-OUTPUT CLOCK GENERATOR

Features

- Generates up to 10 independent output clocks
- Ultra-low jitter: <100 fs RMS typical
- MultiSynth™ technology enables any-frequency synthesis on any-output
- Highly configurable outputs compatible with LVDS, LVPECL, CML, LVCMOS, HCSL, or programmable voltage
- Input frequency range:
 - External crystal: 25, 48-54 MHz
 - Differential clock: 10 to 750 MHz
 - LVCMOS clock: 10 to 250 MHz
- Output frequency range:
 - Differential: 100 Hz to 712.5 MHz
 - LVCMOS: 100 Hz to 250 MHz
- Output-output skew: 20 ps typ
- Adjustable output-output delay
- Optional zero delay mode
- Independent glitchless on-the-fly output frequency changes
- DCO mode with frequency steps as low as 0.001 ppb
- Independent output clock supply pins: 3.3 V, 2.5 V, or 1.8 V
- Built-in power supply filtering and regulation
- Status monitoring: LOS, LOL
- Serial Interface: I²C or SPI (3-wire or 4-wire)
- User programmable (2x) non-volatile OTP memory
- ClockBuilder™ Pro software utility simplifies device configuration and assigns customer part numbers
- **Si5341**: 4 input, 10 output, compact 9x9 mm, 64 QFN
- **Si5340**: 4 input, 4 output, compact 7x7 mm, 44 QFN
- Temperature range: -40 to +85 °C
- Pb-free, RoHS-6 compliant



9x9 mm



7x7 mm

Ordering Information
See Section 8.

Device Selector Guide

Grade	Max Output Frequency	Frequency Synthesis Mode
Si534xA	712.5 MHz	Integer + Fractional
Si534xB	350 MHz	
Si534xC	712.5 MHz	Integer Only
Si534xD	350 MHz	

Applications

- Clock tree generation replacing XOs, buffers, signal format translators
- Any-frequency clock translation
- Clocking for FPGAs, processors, memory
- Ethernet switches/routers
- OTN framers/mappers/processors
- Test equipment & instrumentation
- Broadcast video

Description

The any-frequency, any-output Si5341/40 clock generators combine a wide-band PLL with proprietary MultiSynth fractional synthesizer technology to offer a versatile and high performance clock generator platform. This highly flexible architecture is capable of synthesizing a wide range of integer and non-integer related frequencies up to 712.5 MHz on 10 differential clock outputs while delivering sub-100 fs rms phase jitter performance with 0 ppm error. Each of the clock outputs can be assigned its own format and output voltage enabling the Si5341/40 to replace multiple clock ICs and oscillators with a single device making it a true “clock tree on a chip”.

The Si5341/40 can be quickly and easily configured using ClockBuilder Pro software. Custom part numbers are automatically assigned using a [ClockBuilder Pro](#) for fast, free, and easy factory pre-programming, or the Si5341/40 can be programmed in-circuit via I²C and SPI serial interfaces.

Functional Block Diagram





TABLE OF CONTENTS

1. Typical Application Schematic	4
2. Electrical Specifications	5
3. Typical Operating Characteristics	23
4. Detailed Block Diagrams	26
5. Functional Description	28
5.1. Power-up and Initialization	28
5.2. Frequency Configuration	29
5.3. Inputs	29
5.4. Fault Monitoring	31
5.5. Outputs	32
5.6. Power Management	37
5.7. In-Circuit Programming	37
5.8. Serial Interface	37
5.9. Custom Factory Preprogrammed Devices	37
5.10. Enabling Features and/or Configuration Settings Not Available in ClockBuilder Pro for Factory Pre-programmed Devices	38
6. Register Map	39
6.1. Addressing Scheme	39
6.2. High-Level Register Map	39
7. Pin Descriptions	41
8. Ordering Guide	48
9. Package Outlines	49
9.1. Si5341 9x9 mm 64-QFN Package Diagram	49
9.2. Si5340 7x7 mm 44-QFN Package Diagram	50
10. PCB Land Pattern	51
11. Top Marking	53
12. Device Errata	54
Document Change List	55
Contact Information	56

1. Typical Application Schematic



One Si5341 replaces:
 3x crystal oscillators (XO)
 2x buffers
 1x Clock Generator
 2x level translators
 1x delay line




Figure 1. Using The Si5341 to Replace a Traditional Clock Tree

2. Electrical Specifications

Table 1. Recommended Operating Conditions

($V_{DD} = 1.8\text{ V} \pm 5\%$, $V_{DDA} = 3.3\text{ V} \pm 5\%$, $T_A = -40\text{ to }85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ	Max	Units
Ambient Temperature	T _A	−40	25	85	°C
Junction Temperature	T _J MAX	—	—	125	°C
Core Supply Voltage	V _{DD}	1.71	1.80	1.89	V
	V _{DDA}	3.14	3.30	3.47	V
Output Driver Supply Voltage	V _{DDO}	3.14	3.30	3.47	V
		2.38	2.50	2.62	V
		1.71	1.80	1.89	V
*Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.					

Table 2. DC Characteristics


($V_{DD} = 1.8 \text{ V} \pm 5\%$, $V_{DDA} = 3.3 \text{ V} \pm 5\%$, $V_{DDO} = 1.8 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, or $3.3 \text{ V} \pm 5\%$, $T_A = -40 \text{ to } 85 \text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition		Min	Typ	Max	Units
Core Supply Current	I_{DD}	Si5341	Note ¹	—	100	150	mA
		Si5340	Note ²	—	85	130	mA
	I_{DDA}	Si5341	Note ¹	—	115	125	mA
		Si5340	Note ²	—	115	125	mA
Output Buffer Supply Current	I_{DDOx}	LVPECL Output ³ @ 156.25 MHz		—	21	25	mA
		LVDS Output ³ @ 156.25 MHz		—	15	18	mA
		3.3 V LVCMOS ⁴ output @ 156.25 MHz		—	21	25	mA
		2.5 V LVCMOS ⁴ output @ 156.25 MHz		—	16	18	mA
		1.8 V LVCMOS ⁴ output @ 156.25 MHz		—	12	13	mA
Total Power Dissipation	P_d	Si5341	Notes ^{1,5}	—	830	980	mW
		Si5340	Notes ^{2,5}	—	685	815	mW


Notes:

1. Si5341 test configuration: 7 x 2.5 V LVDS outputs enabled @156.25 MHz. Excludes power in termination resistors.
2. Si5340 test configuration: 4 x 2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.
3. Differential outputs terminated into an ac-coupled 100 Ω load.
4. LVCMOS outputs measured into a 6-inch 50 Ω PCB trace with 5 pF load. The LVCMOS outputs were set to OUTx_CMOS_DRV=3, which is the strongest driver setting. Refer to the Si5341/40 Family Reference Manual for more details on register settings.

Differential Output Test Configuration



LVCMOS Output Test Configuration



5. Detailed power consumption for any configuration can be estimated using [ClockBuilderPro](#) when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.

Table 3. Input Specifications(V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, T_A = -40 to 85 °C)


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Differential or Single-Ended/LVCMOS — AC-Coupled (IN0/IN0, IN1/IN1, IN2/IN2, FB_IN/FB_IN)						
Input Frequency Range	f _{IN}	Differential	10	—	750	MHz
		Single-ended/LVCMOS	10	—	250	
Input Voltage Swing ⁵	V _{IN}	Differential AC Coupled fin < 250 MHz	100	—	1800	mVpp_se
		Differential AC Coupled 250 MHz < fin < 750 MHz	225	—	1800	mVpp_se
		Single-ended AC Coupled fin < 250 MHz	100	—	3600	mVpp_se
Slew Rate ^{1, 2}	SR		400	—	—	V/μs
Duty Cycle	DC		40	—	60	%
Capacitance	C _{IN}		—	2	—	pF
DC-Coupled CMOS Input Buffer (IN0, IN1, IN2)⁴						
Input Frequency	f _{IN}		10	—	250	MHz
Input Voltage	V _{IL}		-0.2	—	0.33	V
	V _{IH}		0.49	—	—	V
Slew Rate ^{1, 2}	SR		400	—	—	V/μs
Duty Cycle	DC	Clock Input	40	—	60	%
Minimum Pulse Width	PW	Pulse Input	1.6	—	—	ns
Input Resistance	R _{IN}		—	8	—	kΩ
Differential or Single-Ended/LVCMOS Clock at XA/XB						
Input Frequency Range	f _{IN}	Frequency range for best output jitter performance	48	—	200	MHz
			10	—	200	MHz
Input Single-ended Voltage Swing	V _{IN_SE}		365	—	2000	mVpp_se
Notes: <ol style="list-style-type: none"> Imposed for jitter performance. Rise and fall times can be estimated using the following simplified equation: $tr/tf_{80-20} = ((0.8 - 0.2) * V_{IN_Vpp_se}) / SR$. V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD}. DC-coupled CMOS Input Buffer selection is not supported in ClockBuilder Pro for new designs. For single-ended LVCMOS inputs to IN0,1,2 it is required to ac-couple into the differential input buffer. Voltage swing is specified as single-ended mVpp. 						
						
6. Contact Silicon Labs Technical Support for more details.						


Table 3. Input Specifications

($V_{DD} = 1.8 \text{ V} \pm 5\%$, $V_{DDA} = 3.3 \text{ V} \pm 5\%$, $T_A = -40 \text{ to } 85 \text{ }^\circ\text{C}$)


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Input Differential Voltage Swing	V_{IN_DIFF}		365	—	2500	mVpp_diff
Slew rate ^{1, 2}	SR	Imposed for best jitter performance	400	—	—	V/ μs
Input Duty Cycle	DC		40	—	60	%

Notes:

- Imposed for jitter performance.
- Rise and fall times can be estimated using the following simplified equation: $tr/tf_{80-20} = ((0.8 - 0.2) * V_{IN_Vpp_se}) / SR$.
- V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD} .
- DC-coupled CMOS Input Buffer selection is not supported in ClockBuilder Pro for new designs. For single-ended LVCMOS inputs to IN0,1,2 it is required to ac-couple into the differential input buffer.
- Voltage swing is specified as single-ended mVpp.



V_{cm} V_{pp_se}



$V_{pp_diff} = 2 * V_{pp_se}$

6. Contact [Silicon Labs Technical Support](#) for more details.

Table 4. Control Input Pin Specifications

($V_{DD} = 1.8 \text{ V} \pm 5\%$, $V_{DDA} = 3.3 \text{ V} \pm 5\%$, $V_{DDS} = 3.3 \text{ V} \pm 5\%$, $1.8 \text{ V} \pm 5\%$, $T_A = -40 \text{ to } 85 \text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Si5341 Control Input Pins (I2C_SEL, IN_SEL[1:0], RST, OE, SYNC, A1, SCLK, A0/CS, FINC, FDEC, SDA/SDIO)						
Input Voltage	V_{IL}		—	—	$0.3xV_{DDIO}^*$	V
	V_{IH}		$0.7xV_{DDIO}^*$	—	—	V
Input Capacitance	C_{IN}		—	2	—	pF
Input Resistance	R_{IN}		—	20	—	k Ω
Minimum Pulse Width	T_{PW}	RST, SYNC, FINC, and FDEC	100	—	—	ns
Frequency Update Rate	F_{UR}	FINC and FDEC	—	—	1	MHz
Si5340 Control Input Pins (I2C_SEL, IN_SEL[1:0], RST, OE, A1, SDA, SDI, SCLK, A0/CS, SDA/SDIO)						
Input Voltage	V_{IL}		—	—	$0.3xV_{DDIO}^*$	V
	V_{IH}		$0.7xV_{DDIO}^*$	—	—	V
Input Capacitance	C_{IN}		—	2	—	pF
Input Resistance	R_{IN}		—	20	—	k Ω
Minimum Pulse Width	T_{PW}	RST only	100	—	—	ns


***Note:** V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD} . Refer to the Reference Manual for more details on register settings.

Table 5. Differential Clock Output Specifications(V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
Output Frequency	f _{OUT}		0.0001	—	712.5	MHz	
Duty Cycle	DC	f _{OUT} < 400 MHz	48	—	52	%	
		400 MHz < f _{OUT} < 712.5 MHz	45	—	55	%	
Output-Output Skew	T _{SK}	Outputs on same Multisynth, Normal Mode	—	20	50	ps	
		Outputs on same Multisynth, Pow Power Mode	—	20	100	ps	
OUT-OUT Skew	T _{SK_OUT}	Measured from the positive to negative output pins	—	0	100	ps	
Output Amplitude ^{1, 5}	Normal Mode						
	V _{OUT}	V _{DDO} = 3.3 V, 2.5 V, or 1.8 V	LVDS	350	470	550	mVpp_se
		V _{DDO} = 3.3 V or 2.5 V	LVPECL	660	810	1000	
	Low Power Mode						
	V _{OUT}	V _{DDO} = 3.3 V, 2.5 V, or 1.8 V	LVDS	300	420	530	mVpp_se
		V _{DDO} = 3.3 V or 2.5 V	LVPECL	620	820	1060	

Notes:

1. The typical normal mode (or low power mode) LVDS maximum is 100 mV (or 80 mV) higher than the TIA/EIA-644 maximum. For normal and low-power modes, the amplitudes are programmable through register settings and can be stored in NVM. Each output driver can be programmed independently. See Appendix A of the Si5341/40 Reference Manual.
2. Driver output impedance depends on selected output mode (Normal, Low Power).
3. Measured for 156.25 MHz carrier frequency. Sinewave noise added to V_{DDO} (1.8 V = 50 mVpp, 2.5 V / 3.3 V = 100 mVpp) and noise spur amplitude measured.



4. Measured across two adjacent outputs, both in LVDS mode, with the victim running at 155.52 MHz and the aggressor at 156.25 MHz. Refer to application note, "AN862: Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems", guidance on crosstalk minimization.
5. For other amplitudes see Appendix A of the Si5341/40 Reference Manual.
6. See Note 4, but in this case the measurement is across two output clocks that have a single clock between them.
7. Same as Note 4, but the Si5340 has less crosstalk due to the spacing of adjacent outputs.


Table 5. Differential Clock Output Specifications (Continued)

($V_{DD} = 1.8 \text{ V} \pm 5\%$, $V_{DDA} = 3.3 \text{ V} \pm 5\%$, $V_{DDO} = 1.8 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, or $3.3 \text{ V} \pm 5\%$, $T_A = -40 \text{ to } 85 \text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition		Min	Typ	Max	Units
Common Mode Voltage ¹	Normal Mode or Low Power Modes						
	V _{CM}	V _{DDO} = 3.3 V	LVDS	1.10	1.25	1.35	V
			LVPECL	1.90	2.05	2.15	
		V _{DDO} = 2.5 V	LVPECL	1.15	1.25	1.35	
			LVDS				
V _{DDO} = 1.8 V	Sub-LVDS	0.87	0.93	1.0			
Rise and Fall Times (20% to 80%)	t _R /t _F	Normal Mode		—	170	240	ps
		Low Power Mode		—	300	430	
Differential Output Impedance ²	Z _O	Normal Mode		—	100	—	Ω
		Low Power Mode		—	650	—	Ω
Power Supply Noise Rejection ³	PSRR	Normal Mode					
		10 kHz sinusoidal noise		—	−93	—	dBc
		100 kHz sinusoidal noise		—	−93	—	
		500 kHz sinusoidal noise		—	−84	—	
		1 MHz sinusoidal noise		—	−79	—	
		Low Power Mode					
		10 kHz sinusoidal noise		—	−98	—	dBc
		100 kHz sinusoidal noise		—	−95	—	
		500 kHz sinusoidal noise		—	−84	—	
		1 MHz sinusoidal noise		—	−76	—	

Notes:

1. The typical normal mode (or low power mode) LVDS maximum is 100 mV (or 80 mV) higher than the TIA/EIA-644 maximum. For normal and low-power modes, the amplitudes are programmable through register settings and can be stored in NVM. Each output driver can be programmed independently. See Appendix A of the Si5341/40 Reference Manual.
2. Driver output impedance depends on selected output mode (Normal, Low Power).
3. Measured for 156.25 MHz carrier frequency. Sinewave noise added to V_{DDO} ($1.8 \text{ V} = 50 \text{ mVpp}$, $2.5 \text{ V} / 3.3 \text{ V} = 100 \text{ mVpp}$) and noise spur amplitude measured.



4. Measured across two adjacent outputs, both in LVDS mode, with the victim running at 155.52 MHz and the aggressor at 156.25 MHz. Refer to application note, "AN862: Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems", guidance on crosstalk minimization.
5. For other amplitudes see Appendix A of the Si5341/40 Reference Manual.
6. See Note 4, but in this case the measurement is across two output clocks that have a single clock between them.
7. Same as Note 4, but the Si5340 has less crosstalk due to the spacing of adjacent outputs.

Table 5. Differential Clock Output Specifications (Continued)(V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = –40 to 85 °C)

Parameter	Symbol	Test Condition		Min	Typ	Max	Units
Output-Output Crosstalk	XTALK	Si5341	Note ⁴	—	–75	—	dBc
		Si5341	Note ⁶	—	–85	—	dBc
		Si5340	Note ⁷	—	–85	—	dBc

Notes:

1. The typical normal mode (or low power mode) LVDS maximum is 100 mV (or 80 mV) higher than the TIA/EIA-644 maximum. For normal and low-power modes, the amplitudes are programmable through register settings and can be stored in NVM. Each output driver can be programmed independently. See Appendix A of the Si5341/40 Reference Manual.
2. Driver output impedance depends on selected output mode (Normal, Low Power).
3. Measured for 156.25 MHz carrier frequency. Sinewave noise added to VDDO (1.8 V = 50 mVpp, 2.5 V / 3.3 V = 100 mVpp) and noise spur amplitude measured.

4. Measured across two adjacent outputs, both in LVDS mode, with the victim running at 155.52 MHz and the aggressor at 156.25 MHz. Refer to application note, “AN862: Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems”, guidance on crosstalk minimization.
5. For other amplitudes see Appendix A of the Si5341/40 Reference Manual.
6. See Note 4, but in this case the measurement is across two output clocks that have a single clock between them.
7. Same as Note 4, but the Si5340 has less crosstalk due to the spacing of adjacent outputs.

Table 6. Output Status Pin Specifications(V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDS} = 3.3 V ±5%, 1.8 V ±5%, T_A = –40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Si5341 Status Output Pins (<u>LOL</u>, <u>INTR</u>), <u>SDA/SDIO</u>², <u>SDO</u>						
Output Voltage	V _{OH}	I _{OH} = –2 mA	V _{DDIO} ¹ x 0.75	—	—	V
	V _{OL}	I _{OL} = 2 mA	—	—	V _{DDIO} ¹ x 0.15	V
Si5340 Status Output Pins (<u>INTR</u>), <u>LOL</u>, <u>LOS_XAXB</u>, <u>SDA/SDIO</u>², <u>SDO</u>						
Output Voltage	V _{OH}	I _{OH} = –2 mA	V _{DDIO} ¹ x 0.75	—	—	V
	V _{OL}	I _{OL} = 2 mA	—	—	V _{DDIO} ¹ x 0.15	V

Notes:

1. V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD}. Refer to the Reference Manual for more details on register settings.
2. The V_{OH} specification does not apply to the open-drain SDA/SDIO output when the serial interface is in I2C mode or is unused with I2C_SEL pulled high. V_{OL} remains valid in all cases.

Table 7. LVCMOS Clock Output Specifications


($V_{DD} = 1.8 \text{ V} \pm 5\%$, $V_{DDA} = 3.3 \text{ V} \pm 5\%$, $V_{DDO} = 1.8 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, or $3.3 \text{ V} \pm 5\%$, $T_A = -40 \text{ to } 85 \text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
Output Frequency			0.0001	—	250	MHz	
Duty Cycle	DC	$f_{\text{OUT}} < 100 \text{ MHz}$	47	—	53	%	
		$100 \text{ MHz} < f_{\text{OUT}} < 250 \text{ MHz}$	44	—	55		
Output-to-Output Skew	T_{SK}		—	—	100	ps	
Output Voltage High ^{1, 2, 3}	V_{OH}	$V_{\text{DDO}} = 3.3 \text{ V}$					
		OUTx_CMOS_DRV=1	$I_{\text{OH}} = -10 \text{ mA}$	$V_{\text{DDO}} \times 0.75$	—	—	V
		OUTx_CMOS_DRV=2	$I_{\text{OH}} = -12 \text{ mA}$		—	—	
		OUTx_CMOS_DRV=3	$I_{\text{OH}} = -17 \text{ mA}$		—	—	
		$V_{\text{DDO}} = 2.5 \text{ V}$					
		OUTx_CMOS_DRV=1	$I_{\text{OH}} = -6 \text{ mA}$	$V_{\text{DDO}} \times 0.75$	—	—	V
		OUTx_CMOS_DRV=2	$I_{\text{OH}} = -8 \text{ mA}$		—	—	
		OUTx_CMOS_DRV=3	$I_{\text{OH}} = -11 \text{ mA}$		—	—	
		$V_{\text{DDO}} = 1.8 \text{ V}$					
		OUTx_CMOS_DRV=2	$I_{\text{OH}} = -4 \text{ mA}$	$V_{\text{DDO}} \times 0.75$	—	—	V
		OUTx_CMOS_DRV=3	$I_{\text{OH}} = -5 \text{ mA}$		—	—	

Notes:

1. Driver strength is a register programmable setting and stored in NVM. Options are OUTx_CMOS_DRV = 1, 2, 3. Refer to the Reference Manual for more details on register settings.
2. $I_{\text{OL}}/I_{\text{OH}}$ is measured at $V_{\text{OL}}/V_{\text{OH}}$ as shown in the dc test configuration.
3. A series termination resistor (R_s) is recommended to help match the source impedance to a $50 \text{ } \Omega$ PCB trace. A 5 pF capacitive load is assumed. The LVCMOS outputs were set to OUTx_CMOS_DRV = 3.

DC Test Configuration



AC Test Configuration




Table 7. LVCMOS Clock Output Specifications (Continued)(V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
Output Voltage Low ^{1, 2, 3}	V _{OL}	V _{DDO} = 3.3 V					
		OUTx_CMOS_DRV=1	I _{OL} = 10 mA	—	—	V _{DDO} x 0.15	V
		OUTx_CMOS_DRV=2	I _{OL} = 12 mA	—	—		
		OUTx_CMOS_DRV=3	I _{OL} = 17 mA	—	—		
		V _{DDO} = 2.5 V					
		OUTx_CMOS_DRV=1	I _{OL} = 6 mA	—	—	V _{DDO} x 0.15	V
		OUTx_CMOS_DRV=2	I _{OL} = 8 mA	—	—		
		OUTx_CMOS_DRV=3	I _{OL} = 11 mA	—	—		
		V _{DDO} = 1.8 V					
		OUTx_CMOS_DRV=2	I _{OL} = 4 mA	—	—	V _{DDO} x 0.15	V
		OUTx_CMOS_DRV=3	I _{OL} = 5 mA	—	—		
LVCMOS Rise and Fall Times ³ (20% to 80%)	tr/tf	V _{DDO} = 3.3V		—	420	550	ps
		V _{DDO} = 2.5 V		—	475	625	ps
		V _{DDO} = 1.8 V		—	525	705	ps

Notes:

1. Driver strength is a register programmable setting and stored in NVM. Options are OUTx_CMOS_DRV = 1, 2, 3. Refer to the Reference Manual for more details on register settings.
2. I_{OL}/I_{OH} is measured at V_{OL}/V_{OH} as shown in the dc test configuration.
3. A series termination resistor (Rs) is recommended to help match the source impedance to a 50 Ω PCB trace. A 5 pF capacitive load is assumed. The LVCMOS outputs were set to OUTx_CMOS_DRV = 3.



DC Test Configuration**AC Test Configuration**

Table 8. Performance Characteristics

($V_{DD} = 1.8 \text{ V} \pm 5\%$, $V_{DDA} = 3.3 \text{ V} \pm 5\%$, $T_A = -40 \text{ to } 85 \text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
V_{CO} Frequency Range	F_{VCO}		13.5	—	14.256	GHz
PLL Loop Bandwidth	f_{BW}		—	1.0	—	MHz
Initial Start-Up Time	t_{START}	Time from power-up to when the device generates clocks (Input Frequency > 48 MHz)	—	30	45	ms
POR ¹ to Serial Interface Ready	t_{RDY}		—	—	15	ms
PLL Lock Time ⁶	t_{ACQ}	$f_{IN} = 19.44 \text{ MHz}$	22	—	180	ms
Output Delay Adjustment	t_{DELAY_frac}	$f_{VCO} = 14 \text{ GHz}$ Delay is controlled by the Multi-Synth	—	0.28	—	ps
	t_{DELAY_int}		—	71.4	—	ps
	t_{RANGE}		—	± 9.14	—	ns
Jitter Generation Locked to External Clock ²	J_{GEN}	Integer Mode ³ 12 kHz to 20 MHz	—	0.135	0.175	ps RMS
		Fractional/DCO Mode ⁴ 12 kHz to 20 MHz	—	0.160	0.205	ps RMS
	J_{PER}	Derived from integrated phase noise	—	0.140	—	ps pk-pk
	J_{CC}		—	0.250	—	ps pk
	J_{PER}	N = 10,000 cycles Integer or Fractional Mode ^{3,4} . Measured in the time domain. Performance is limited by the noise floor of the equipment.	—	7.3	—	ps pk-pk
	J_{CC}		—	8.1	—	ps pk

Notes:

1. Measured as time from valid V_{DD} and V_{DD33} rails (90% of their value) to when the serial interface is ready to respond to commands. Measured in SPI 4-wire mode, with SCLK @ 10 MHz.
2. Jitter generation test conditions $f_{IN} = 100 \text{ MHz}$, $f_{OUT} = 156.25 \text{ MHz}$ LVPECL.
3. Integer mode assumes that the output dividers (N_n/N_d) are configured with an integer value.
4. Fractional and DCO modes assume that the output dividers (N_n/N_d) are configured with a fractional value and the feedback divider is integer.
5. Initiate a soft reset command to align the outputs to within +/- 100 ps.
6. PLL lock time is measured by first letting the PLL lock, then turning off the input clock, and then turning on the input clock. The time from the first edge of the input clock being re-applied until LOL de-asserts is the PLL lock time.

Table 8. Performance Characteristics (Continued)(V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Jitter Generation Locked to External XTAL	XTAL Frequency = 48 MHz					
	J _{GEN}	Integer Mode ³ 12 kHz to 20 MHz	—	0.090	0.150	ps RMS
		Fractional/DCO Mode ⁴ 12 kHz to 20 MHz	—	0.120	0.165	ps RMS
	J _{PER}	Derived from integrated phase noise	—	0.150	—	ps pk-pk
	J _{CC}		—	0.270	—	ps pk
	J _{PER}	N = 10, 000 cycles Integer or Fractional Mode ^{3,4} . Measured in the time domain. Performance is limited by the noise floor of the equipment.	—	7.3	—	ps pk-pk
	J _{CC}		—	7.8	—	ps pk
	XTAL Frequency = 25 MHz					
	J _{GEN}	Integer Mode 12 kHz to 20 MHz		0.125	0.330	ps RMS
		Fractional 12 kHz to 20 MHz		0.170	0.360	ps RMS

Notes:

1. Measured as time from valid V_{DD} and V_{DD33} rails (90% of their value) to when the serial interface is ready to respond to commands. Measured in SPI 4-wire mode, with SCLK @ 10 MHz.
2. Jitter generation test conditions f_{IN} = 100 MHz, f_{OUT} = 156.25 MHz LVPECL.
3. Integer mode assumes that the output dividers (Nn/Nd) are configured with an integer value.
4. Fractional and DCO modes assume that the output dividers (Nn/Nd) are configured with a fractional value and the feedback divider is integer.
5. Initiate a soft reset command to align the outputs to within +/- 100 ps.
6. PLL lock time is measured by first letting the PLL lock, then turning off the input clock, and then turning on the input clock. The time from the first edge of the input clock being re-applied until LOL de-asserts is the PLL lock time.

Table 9. I²C Timing Specifications (SCL,SDA)

Parameter	Symbol	Test Condition	Min	Max	Min	Max	Units
			Standard Mode 100 kbps		Fast Mode 400 kbps		
SCL Clock Frequency	f _{SCL}		—	100	—	400	kHz
Hold Time (Repeated) START Condition	t _{HD:STA}		4.0	—	0.6	—	μs
Low Period of the SCL Clock	t _{LOW}		4.7	—	1.3	—	μs
HIGH Period of the SCL Clock	t _{HIGH}		4.0	—	0.6	—	μs
Set-up Time for a Repeated START Condition	t _{SU:STA}		4.7	—	0.6	—	μs
Data Hold Time	t _{HD:DAT}		100	—	100	—	ns
Data Set-up Time	t _{SU:DAT}		250	—	100	—	ns
Rise Time of Both SDA and SCL Signals	t _r		—	1000	20	300	ns
Fall Time of Both SDA and SCL Signals	t _f		—	300	—	300	ns
Set-up Time for STOP Condition	t _{SU:STO}		4.0	—	0.6	—	μs
Bus Free Time between a STOP and START Con- dition	t _{BUF}		4.7	—	1.3	—	μs
Data Valid Time	t _{VD:DAT}		—	3.45	—	0.9	μs
Data Valid Acknowledge Time	t _{VD:ACK}		—	3.45	—	0.9	μs




Figure 2. I²C Serial Port Timing Standard and Fast Modes

Table 10. SPI Timing Specifications (4-Wire)

($V_{DD} = 1.8 \text{ V} \pm 5\%$, $V_{DDA} = 3.3\text{V} \pm 5\%$, $T_A = -40 \text{ to } 85 \text{ }^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Units
SCLK Frequency	f_{SPI}	—	—	20	MHz
SCLK Duty Cycle	T_{DC}	40	—	60	%
SCLK Period	T_{C}	50	—	—	ns
Delay Time, SCLK Fall to SDO Active	T_{D1}	—	12.5	18	ns
Delay Time, SCLK Fall to SDO	T_{D2}	—	10	15	ns
Delay Time, $\overline{\text{CS}}$ Rise to SDO Tri-State	T_{D3}	—	10	15	ns
Setup Time, $\overline{\text{CS}}$ to SCLK	T_{SU1}	5	—	—	ns
Hold Time, $\overline{\text{CS}}$ to SCLK Rise	T_{H1}	5	—	—	ns
Setup Time, SDI to SCLK Rise	T_{SU2}	5	—	—	ns
Hold Time, SDI to SCLK Rise	T_{H2}	5	—	—	ns
Delay Time Between Chip Selects ($\overline{\text{CS}}$)	T_{CS}	2	—	—	T_{C}




Figure 3. 4-Wire SPI Serial Interface Timing

Table 11. SPI Timing Specifications (3-Wire)(V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, T_A = -40 to 85 °C)

Parameter	Symbol	Min	Typ	Max	Units
SCLK Frequency	f _{SPI}	—	—	20	MHz
SCLK Duty Cycle	T _{DC}	40	—	60	%
SCLK Period	T _C	50	—	—	ns
Delay Time, SCLK Fall to SDIO Turn-on	T _{D1}	—	12.5	20	ns
Delay Time, SCLK Fall to SDIO Next-bit	T _{D2}	—	10	15	ns
Delay Time, $\overline{\text{CS}}$ Rise to SDIO Tri-State	T _{D3}	—	10	15	ns
Setup Time, $\overline{\text{CS}}$ to SCLK	T _{SU1}	5	—	—	ns
Hold Time, $\overline{\text{CS}}$ to SCLK Rise	T _{H1}	5	—	—	ns
Setup Time, SDI to SCLK Rise	T _{SU2}	5	—	—	ns
Hold Time, SDI to SCLK Rise	T _{H2}	5	—	—	ns
Delay Time Between Chip Selects ($\overline{\text{CS}}$)	T _{CS}	2	—	—	T _C


**Figure 4. 3-Wire SPI Serial Interface Timing**

Table 12. Crystal Specifications

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Crystal Frequency Range	f _{XTAL_48-54}	Frequency range for best jitter performance	48	—	54	MHz
Load Capacitance	C _{L_48-54}		—	8	—	pF
Shunt Capacitance	C _{O_48-54}		—	—	2	pF
Crystal Drive Level	d _{L_48-54}		—	—	200	μW
Equivalent Series Resistance	r _{ESR_48-54}	Refer to the Si5341/40 Family Reference Manual to determine ESR.				
Crystal Frequency Range	f _{XTAL_25}		—	25	—	MHz
Load Capacitance	C _{L_25}		—	8	—	pF
Shunt Capacitance	C _{O_25}		—	—	3	pF
Crystal Drive Level	d _{L_25}		—	—	200	μW
Equivalent Series Resistance	r _{ESR_25}	Refer to the Si5341/40 Family Reference Manual to determine ESR				
Notes: 1. The Si5341/40 is designed to work with crystals that meet the specifications in Table 12. 2. Refer to the Si5341/40 Family Reference Manual for recommended 48 to 54 MHz crystals.						

Table 13. Thermal Characteristics

Parameter	Symbol	Test Condition *	Value	Units
Si5341 — 64QFN				
Thermal Resistance Junction to Ambient	θ_{JA}	Still Air	22	°C/W
		Air Flow 1 m/s	19.4	
		Air Flow 2 m/s	18.3	
Thermal Resistance Junction to Case	θ_{JC}		9.5	
Thermal Resistance Junction to Board	θ_{JB}		9.4	
	Ψ_{JB}		9.3	
Thermal Resistance Junction to Top Center	Ψ_{JT}		0.2	
Si5340–44QFN				
Thermal Resistance Junction to Ambient	θ_{JA}	Still Air	22.3	°C/W
		Air Flow 1 m/s	19.4	
		Air Flow 2 m/s	18.4	
Thermal Resistance Junction to Case	θ_{JC}		10.9	
Thermal Resistance Junction to Board	θ_{JB}		9.3	
	Ψ_{JB}		9.2	
Thermal Resistance Junction to Top Center	Ψ_{JT}		0.23	
*Note: Based on PCB Dimension: 3" x 4.5", PCB Thickness: 1.6 mm, PCB Land/Via under GND pad: 36, Number of Cu Layers: 4				

Table 14. Absolute Maximum Ratings^{1,2,3,4}

Parameter	Symbol	Test Condition	Value	Units
Storage Temperature Range	T _{STG}		–55 to +150	°C
DC Supply Voltage	V _{DD}		–0.5 to 3.8	V
	V _{DDA}		–0.5 to 3.8	V
	V _{DDO}		–0.5 to 3.8	V
Input Voltage Range	V _{I1}	IN0-IN2, FB_IN	–0.85 to 3.8	V
	V _{I2}	IN_SEL[1:0], RST, OE, SYNC, I2C_SEL, SDI, SCLK, A0/CS A1, SDA/SDIO FINC/FDEC	–0.5 to 3.8	V
	V _{I3}	XA/XB	–0.5 to 2.7	V
Latch-up Tolerance	LU		JESD78 Compliant	
ESD Tolerance	HBM	100 pF, 1.5 kΩ	2.0	kV
Junction Temperature	T _{JCT}		–55 to 150	°C
Soldering Temperature (Pb-free profile) ⁴	T _{PEAK}		260	°C
Soldering Temperature Time at T _{PEAK} (Pb-free profile) ⁴	T _P		20-40	sec

Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. 64-QFN and 44-QFN packages are RoHS-6 compliant.
3. For MSL and more packaging information, go to www.silabs.com/support/quality/pages/rohsinformation.aspx.
4. The device is compliant with JEDEC J-STD-020.

3. Typical Operating Characteristics




Figure 5. Integer Mode—48 MHz Crystal, 625 MHz Output (2.5 V LVDS)




Figure 6. Integer Mode—48 MHz Crystal, 156.25 MHz Output (2.5 V LVDS)




Figure 7. Fractional Mode—48 MHz Crystal, 155.52 MHz Output (2.5 V LVDS)

4. Detailed Block Diagrams




Figure 8. Si5341 Block Diagram




Figure 9. Si5340 Detailed Block Diagram

5. Functional Description

The Si5341/40 combines a wide band PLL with next generation MultiSynth technology to offer the industry's most versatile and high performance clock generator. The PLL locks to either an external **crystal** between XA/XB or to an external **clock** connected to XA/XB or IN0,1,2. A fractional or integer multiplier takes the selected input clock or crystal frequency up to a very high frequency that is then divided by the MultiSynth output stage to any frequency in the range of 100 Hz to 712.5 MHz on each output. The MultiSynth stage can divide by both integer and fractional values. The high-resolution fractional MultiSynth dividers enables true any-frequency input to any-frequency on any of the outputs. The output drivers offer flexible output formats which are independently configurable on each of the outputs. This clock generator is fully configurable via its serial interface (I²C/SPI) and includes in-circuit programmable non-volatile memory.

5.1. Power-up and Initialization

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. No clocks will be generated until the initialization is done. There are two types of resets available. A hard reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be restored to their initial state including the serial interface. A hard reset is initiated using the $\overline{\text{RST}}$ pin or by asserting the hard reset bit. A soft reset bypasses the NVM download. It is simply used to initiate register configuration changes.




Figure 10. Si5341 Power-up and Initialization

5.2. Frequency Configuration

The phase-locked loop is fully contained and does not require external loop filter components to operate. Its function is to phase lock to the selected input and provide a common reference to the MultiSynth high-performance fractional dividers.

A crosspoint mux connects any of the MultiSynth divided frequencies to any of the outputs drivers. Additional output integer dividers provide further frequency division by an even integer from 2 to $(2^{25})-2$. The frequency configuration of the device is programmed by setting the input dividers (P), the PLL feedback fractional divider (M_n/M_d), the MultiSynth fractional dividers (N_n/N_d), and the output integer dividers (R). Silicon Labs' Clockbuilder Pro configuration utility determines the optimum divider values for any desired input and output frequency plan.

5.3. Inputs

The Si5341/40 requires either an external crystal at its XA/XB pins or an external clock at XA/XB or IN0,1,2.

5.3.1. XA/XB Clock and Crystal Input

An internal crystal oscillator exists between pin XA and XB. When this oscillator is enabled, an external crystal connected across these pins will oscillate and provide a clock input to the PLL. A crystal frequency of 25 MHz can be used although crystals in the frequency range of 48 MHz to 54 MHz are recommended for best jitter performance. Frequency offsets due to C_L mismatch can be adjusted using the frequency adjustment feature which allows frequency adjustments of ± 1000 ppm. The Si5341/40 Family Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance. Refer to Table 12 for crystal specifications.

The Si5341/40 can also accommodate an external input clock instead of a crystal. This allows the use of crystal oscillator (XO) instead of a XTAL. Selection between the external XTAL or input clock is controlled by register configuration. The internal crystal load capacitors (C_L) are disabled in the input clock mode. Refer to Table 3 for the input clock requirements at XAXB. Both a single-ended or a differential input clock can be connected to the XA/XB pins as shown in Figure 11. A P_{XAXB} divider is available to accommodate external clock frequencies higher than 54 MHz.




Figure 11. XAXB External Crystal and Clock Connections

5.3.2. Input Clocks (IN0, IN1, IN2)

A differential or single-ended clock can be applied at IN2, IN1, or IN0. The recommended input termination schemes are shown in Figure 12.




Figure 12. Termination of Differential and LVCMOS Input Signals

5.3.3. Input Selection (IN0, IN1, IN2, XA/XB)

The active clock input is selected using the IN_SEL[1:0] pins or by register control. A register bit determines input selection as pin or register selectable. There are internal pull ups on the IN_SEL pins.

Table 15. Manual Input Selection Using IN_SEL[1:0] Pins

IN_SEL[1:0]		Selected Input
0	0	IN0
0	1	IN1
1	0	IN2
1	1	XA/XB

5.4. Fault Monitoring

The Si5341/40 provides fault indicators which monitor loss of signal (LOS) of the inputs (IN0, IN1, IN2, XA/XB, FB_IN) and loss of lock (LOL) for the PLL. This is shown in Figure 13.




Figure 13. LOS and LOL Fault Monitors

5.4.1. Status Indicators

The state of the status monitors are accessible by reading registers through the serial interface or with dedicated pin (LOL). Each of the status indicator register bits has a corresponding sticky bit in a separate register location. Once a status bit is asserted its corresponding sticky bit (FLG) will remain asserted until cleared. Writing a logic zero to a sticky register bit clears its state.

5.4.2. Interrupt Pin (INTR)

An interrupt pin (INTR) indicates a change in state with any of the status registers. All status registers are maskable to prevent assertion of the interrupt pin. The state of the INTR pin is reset by clearing the status registers.

5.5. Outputs

The Si5341 supports 10 differential output drivers which can be independently configured as differential or LVCMOS. The Si5340 supports 4 output drivers independently configurable as differential or LVCMOS.

5.5.1. Output Signal Format

The differential output amplitude and common mode voltage are both fully programmable and compatible with a wide variety of signal formats including LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS (3.3 V, 2.5 V, or 1.8 V) drivers providing up to 20 single-ended outputs, or any combination of differential and single-ended outputs.

5.5.2. Differential Output Terminations

The differential output drivers support both ac-coupled and dc-coupled terminations as shown in Figure 14.




Figure 14. Supported Differential Output Terminations

5.5.3. Differential Output Modes

There are two selectable* differential output modes: Normal and Low Power. Each output can support a unique mode. In this document, the terms, LVDS and LVPECL, refer to driver formats that are compatible with these signaling standards.

- **Differential Normal Mode:** When an output driver is configured in normal mode, its output amplitude is selectable as one of 7 settings ranging from ~130 mVpp_{se} to ~920 mVpp_{se} in increments of ~100 mV. See Appendix A for additional information. The output impedance in the normal mode is 100 Ω differential. Any of the terminations shown in Figure 14 are supported in this mode.
- **Differential Low Power Mode:** When an output driver is configured in low power mode, its output amplitude is configurable as one of 7 settings ranging from ~200 mVpp_{se} to ~1600 mVpp_{se} in increments of ~200 mV. When in Differential Low Power Mode, the output impedance of the driver is much greater than 100 Ω , however the signal integrity will still be optimum as long as the differential clock traces are properly terminated in their characteristic impedance. Any of the terminations shown in Figure 14 are supported in this mode.

***Note:** Not all amplitude levels are available for selection in the CBPro device configuration Wizard. Refer to Sections 5.9 and 5.10 for more information. See also Appendix A of the Si5341/40 Reference Manual.

5.5.4. Programmable Common Mode Voltage For Differential Outputs

The common mode voltage (V_{CM}) for the differential Normal and Low Power modes are programmable so that LVDS specifications can be met and for the best signal integrity with different supply voltages. When dc coupling the output driver it is essential that the receiver should have a relatively high common mode impedance so that the common mode current from the output driver is very small.

5.5.5. LVCMOS Output Terminations

LVCMOS outputs are typically dc-coupled as shown in Figure 15.




Figure 15. LVCMOS Output Terminations

5.5.6. LVCMOS Output Impedance And Drive Strength Selection

Each LVCMOS driver has a configurable output impedance. It is highly recommended that the minimum output impedance (strongest drive setting) is selected and a suitable series resistor (R_s) is chosen to match the trace impedance.

Table 16. Nominal Output Impedance vs OUTx_CMOS_DRV (register)

VDDO	CMOS_DRIVE_Selection		
	OUTx_CMOS_DRV=1	OUTx_CMOS_DRV=2	OUTx_CMOS_DRV=3
3.3 V	38 Ω	30 Ω	22 Ω
2.5 V	43 Ω	35 Ω	24 Ω
1.8 V	—	46 Ω	31 Ω

***Note:** Refer to the Si5341/40 Family Reference Manual for more information on register settings.

5.5.7. LVCMOS Output Signal Swing

The signal swing (V_{OL}/V_{OH}) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers.

5.5.8. LVCMOS Output Polarity

When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and $\overline{\text{OUTx}}$). By default the clock on the $\overline{\text{OUTx}}$ pin is generated with complementary polarity with the clock on the OUTx pin. The LVCMOS OUTx and $\overline{\text{OUTx}}$ outputs can also be generated in phase.

5.5.9. Output Enable/Disable

The $\overline{\text{OE}}$ pin provides a convenient method of disabling or enabling the output drivers. When the $\overline{\text{OE}}$ pin is held high all outputs will be disabled. When held low, the outputs will be enabled. Outputs in the enabled state can be individually disabled through register control.

5.5.10. Output Driver State When Disabled

The disabled state of an output driver is configurable as: disable low or disable high.

5.5.11. Synchronous/Asynchronous Output Disable Feature

Outputs can be configured to disable synchronously or asynchronously. The default state is synchronous output disable. In synchronous disable mode the output will wait until a clock period has completed before the driver is disabled. This prevents unwanted runt pulses from occurring when disabling an output. In asynchronous disable mode the output clock will disable immediately without waiting for the period to complete.

5.5.12. Output Delay Control ($\Delta t_0 - \Delta t_4$)

The Si5341/40 uses independent MultiSynth dividers ($N_0 - N_4$) to generate up to 5 unique frequencies to its 10 outputs through a crosspoint switch. By default all clocks are phase aligned. A delay path ($\Delta t_0 - \Delta t_4$) associated with each of these dividers is available for applications that need a specific output skew configuration. Each delay path is controlled by a register parameter call N_x_DELAY with a resolution of ~ 0.28 ps over a range of $\sim \pm 9.14$ ns. This is useful for PCB trace length mismatch compensation. After the delay controls are configured, the soft reset bit $SOFT_RST$ must be set high so that the output delay takes effect and the outputs are re-aligned.




Figure 16. Example of Independently Configurable Path Delays

All delay values are restored to their NVM programmed values after power-up or after a hard reset. Delay default values can be written to the NVM allowing a custom delay offset configuration at power-up or after a hardware reset.

5.5.13. Zero Delay Mode

A zero delay mode is available for applications that require fixed and consistent minimum delay between the selected input and outputs. The zero delay mode is configured by opening the internal feedback loop through software configuration and closing the loop externally as shown in Figure 17. This helps to cancel out the internal delay introduced by the dividers, the crosspoint, the input, and the output drivers. Any one of the outputs can be fed back to the FB_IN pins, although using the output driver that achieves the shortest trace length will help to minimize the input-to-output delay. It is recommended to connect OUT9 (Si5341) or OUT3 (Si5340) to FB_IN for external feedback. The FB_IN input pins must be terminated and ac-coupled when zero delay mode is used. A differential external feedback path connection is necessary for best performance.




Figure 17. Si5341 Zero Delay Mode Setup

5.5.14. Sync Pin (Synchronizing R Dividers)

All the output R dividers are reset to the default NVM register state after a power-up or a hard reset. This ensures consistent and repeatable phase alignment across all output drivers to within ± 100 ps of the expected value from the NVM download. Resetting the device using the RST pin or asserting the hard reset bit will have the same result. The SYNC pin provides another method of re-aligning the R dividers without resetting the device, however, the outputs will only align to within 50 ns when using the SYNC pin. This pin is positive edge triggered. Asserting the sync register bit provides the same function as the SYNC pin. A soft reset will align the outputs to within ± 100 ps of the expected value based upon the Nx_DELAY parameter.

5.5.15. Output Crosspoint

The output crosspoint allows any of the N dividers to connect to any of the clock outputs.

5.5.16. Digitally Controlled Oscillator (DCO) Modes

Each MultiSynth can be digitally controlled so that all outputs connected to the MultiSynth change frequency in real time without any transition glitches. There are two ways to control the MultiSynth to accomplish this task:

- Use the Frequency Increment/Decrement Pins or register bits
- Write directly to the numerator of the MultiSynth divider.

An output that is controlled as a DCO is useful for simple tasks such as frequency margining or CPU speed control. The output can also be used for more sophisticated tasks such as FIFO management by adjusting the frequency of the read or write clock to the FIFO or using the output as a variable Local Oscillator in a radio application.

5.5.16.1. DCO with Frequency Increment/Decrement Pins/Bits

Each of the MultiSynth fractional dividers can be independently stepped up or down in predefined steps with a resolution as low as 0.001 ppb. Setting of the step size and control of the frequency increment or decrement is accomplished by setting the step size with the 44 bit Frequency Step Word (FSTEPW). When the FINC or FDEC pin or register bit is asserted the output frequency will increment or decrement respectively by the amount specified in the FSTEPW.

5.5.16.2. DCO with Direct Register Writes

When a MultiSynth numerator and its corresponding update bit is written, the new numerator value will take effect and the output frequency will change without any glitches. The MultiSynth numerator and denominator terms can be left and right shifted so that the least significant bit of the numerator word represents the exact step resolution that is needed for your application.

5.6. Power Management

Several unused functions can be powered down to minimize power consumption. Consult the Si5341/40 Family Reference Manual and ClockBuilder Pro configuration utility for details.

5.7. In-Circuit Programming

The Si5341/40 is fully configurable using the serial interface (I²C or SPI). At power-up the device downloads its default register values from internal non-volatile memory (NVM). Application specific default configurations can be written into NVM allowing the device to generate specific clock frequencies at power-up. Writing default values to NVM is in-circuit programmable with normal operating power supply voltages applied to its V_{DD} and V_{DDA} pins. The NVM is two time writable. Once a new configuration has been written to NVM, the old configuration is no longer accessible. Refer to the Si5341/40 Family Reference Manual for a detailed procedure for writing registers to NVM.

5.8. Serial Interface

Configuration and operation of the Si5341/40 is controlled by reading and writing registers using the I²C or SPI interface. The I2C_SEL pin selects I²C or SPI operation. Communication with both 3.3V and 1.8V host is supported. The SPI mode operates in either 4-wire or 3-wire. See the Si5341/40 Family Reference Manual for details.

5.9. Custom Factory Preprogrammed Devices

For applications where a serial interface is not available for programming the device, custom pre-programmed parts can be ordered with a specific configuration written into NVM. A factory pre-programmed device will generate clocks at power-up. Custom, factory-preprogrammed devices are available. Use the ClockBuilder Pro custom part number wizard (www.silabs.com/clockbuilderpro) to quickly and easily request and generate a custom part number for your configuration. In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Silicon Labs sales representative. Samples of your pre-programmed device will ship to you typically within two weeks.

5.10. Enabling Features and/or Configuration Settings Not Available in ClockBuilder Pro for Factory Pre-programmed Devices

As with essentially all software utilities, ClockBuilder Pro is continuously updated and enhanced. By registering at www.silabs.com and opting in for updates to software, you will be notified whenever changes are made and what the impact of those changes are. This update process will ultimately enable ClockBuilder Pro users to access all features and register setting values documented in this data sheet and the Si5341/40 Family Reference Manual.

However, if you must enable or access a feature or register setting value so that the device starts up with this feature or a register setting, but the feature or register setting is NOT yet available in CBPro, you must contact a [Silicon Labs applications engineer](#) for assistance. An example of this type of feature or custom setting is the customizable amplitudes for the clock outputs. After careful review of your project file and custom requirements, a Silicon Labs applications engineer will email back your CBPro project file with your specific features and register settings enabled, using what is referred to as the manual "settings override" feature of CBPro. "Override" settings to match your request(s) will be listed in your design report file. Examples of setting "overrides" in a CBPro design report are shown below:

Setting Overrides

Location	Customer Name	Engineering Name	Type	Target	Dec Value	Hex Value
0x0435[0]	FORCE_HOLD_PLLA	OLA_HO_FORCE	No NVM	N/A	1	0x1
0x0B48[0:4]	OOF_DIV_CLK_DIS	OOF_DIV_CLK_DIS	User	OPN & EVB	0	0x00

Once you receive the updated design file, simply open it in CBPro. After you create a custom OPN, the device will begin operation after startup with the values in the NVM file, including the Silicon Labs-supplied override settings.




Figure 18. Flowchart to Order Custom Parts with Features not Available in CBPro

6. Register Map

The register map is divided into multiple pages where each page has 256 addressable registers. Page 0 contains frequently accessible registers such as alarm status, resets, device identification, etc. Other pages contain registers that need less frequent access such as frequency configuration, and general device settings. A high level map of the registers is shown in section “6.2. High-Level Register Map”. Refer to the Si5341/40 Family Reference Manual for a complete list of registers descriptions and settings.

6.1. Addressing Scheme

The device registers are accessible using a 16-bit address which consists of an 8-bit page address + 8-bit register address. By default the page address is set to 0x00. Changing to another page is accomplished by writing to the ‘Set Page Address’ byte located at address 0x01 of each page.

6.2. High-Level Register Map

Table 17. High-Level Register Map


16-Bit Address		Content
8-bit Page Address	8-bit Register Address Range	
00	00	Revision IDs
	01	Set Page Address
	02–0A	Device IDs
	0B–15	Alarm Status
	17–1B	INTR Masks
	1C	Reset controls
	2C–E1	Alarm Configuration
	E2–E4	NVM Controls
	FE	Device Ready Status
01	01	Set Page Address
	08–3A	Output Driver Controls
	41–42	Output Driver Disable Masks
	FE	Device Ready Status

Table 17. High-Level Register Map (Continued)

16-Bit Address		Content
8-bit Page Address	8-bit Register Address Range	
02	01	Set Page Address
	02–05	XTAL Frequency Adjust
	08–2F	Input Divider (P) Settings
	30	Input Divider (P) Update Bits
	35–3D	PLL Feedback Divider (M) Settings
	3E	PLL Feedback Divider (M) Update Bit
	47–6A	Output Divider (R) Settings
	6B–72	User Scratch Pad Memory
	FE	Device Ready Status
03	01	Set Page Address
	02–37	MultiSynth Divider (N0–N4) Settings
	0C	MultiSynth Divider (N0) Update Bit
	17	MultiSynth Divider (N1) Update Bit
	22	MultiSynth Divider (N2) Update Bit
	2D	MultiSynth Divider (N3) Update Bit
	38	MultiSynth Divider (N4) Update Bit
	39–58	FINC/FDEC Settings N0–N4
	59–62	Output Delay (Δt) Settings
	63–94	Frequency Readback N0–N4
	FE	Device Ready Status
04–08	00–FF	Reserved
09	01	Set Page Address
	49	Input Settings
	1C	Zero Delay Mode Settings
A0–FF	00–FF	Reserved

7. Pin Descriptions

Si5341 64QFN
Top View



Si5340 44QFN
Top View




Table 18. Pin Descriptions

Pin Name	Pin Number		Pin Type ¹	Function
	Si5341	Si5340		
Inputs				
XA	8	5	I	Crystal and External Clock Input These pins are used to connect an external crystal or an external clock. See section “5.3.1. XA/XB Clock and Crystal Input” and “Figure 11. XAXB External Crystal and Clock Connections” for connection information. If IN_SEL[1:0] = 11b, then the XAXB input is selected. If the XAXB input is not used and powered down, then both inputs can be left unconnected. ClockBuilder Pro will power down an input that is set as "Unused".
XB	9	6	I	
X1	7	4	I	XTAL Shield Connect these pins directly to the XTAL ground pins. X1, X2, and the XTAL ground pins must not be connected to the PCB ground plane. DO NOT GROUND THE CRYSTAL GROUND PINS. Refer to the Si5341/40 Family Reference Manual for layout guidelines. These pins should be left disconnected when connecting XA/XB pins to an external reference clock.
X2	10	7	I	
IN0	63	43	I	Clock Inputs These pins accept both differential and single-ended clock signals. Refer to "5.3.2. Input Clocks (IN0, IN1, IN2)" on page 30 for input termination options. These pins are high-impedance and must be terminated externally. If both the INx and INx (with overstrike) inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
$\overline{\text{IN0}}$	64	44	I	
IN1	1	1	I	
$\overline{\text{IN1}}$	2	2	I	
IN2	14	10	I	
$\overline{\text{IN2}}$	15	11	I	
FB_IN	61	41	I	External Feedback Input These pins are used as the external feedback input (FB_IN/ $\overline{\text{FB_IN}}$) for the optional zero delay mode. See "5.5.13. Zero Delay Mode" on page 36 for details on the optional zero delay mode. If FB_IN and $\overline{\text{FB_IN}}$ (with overstrike) are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
$\overline{\text{FB_IN}}$	62	42	I	
Notes: 1. I = Input, O = Output, P = Power. 2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation for the serial interface pins, control input pins, and status output pins. Refer to the Si5341/40 Family Reference Manual for more information on register settings. 3. If neither serial interface is used, leave pins I2C_SEL, A1/SDO, and A0/CS disconnected and tie SDA/SDIO and SCLK low.				

Table 18. Pin Descriptions (Continued)

Pin Name	Pin Number		Pin Type ¹	Function
	Si5341	Si5340		
Outputs				
OUT0	24	20	O	Output Clocks These output clocks support a programmable signal amplitude when configured as a differential output. Desired output signal format is configurable using register control. Termination recommendations are provided in "5.5.2. Differential Output Terminations" on page 32 and "5.5.5. LVCMOS Output Terminations" on page 33. Unused outputs should be left unconnected.
$\overline{\text{OUT0}}$	23	19	O	
OUT1	28	25	O	
$\overline{\text{OUT1}}$	27	24	O	
OUT2	31	31	O	
$\overline{\text{OUT2}}$	30	30	O	
OUT3	35	36	O	
$\overline{\text{OUT3}}$	34	35	O	
OUT4	38	—	O	
$\overline{\text{OUT4}}$	37	—	O	
OUT5	42	—	O	
$\overline{\text{OUT5}}$	41	—	O	
OUT6	45	—	O	
$\overline{\text{OUT6}}$	44	—	O	
OUT7	51	—	O	
$\overline{\text{OUT7}}$	50	—	O	
OUT8	54	—	O	
$\overline{\text{OUT8}}$	53	—	O	
OUT9	59	—	O	
$\overline{\text{OUT9}}$	58	—	O	
Notes: 1. I = Input, O = Output, P = Power. 2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation for the serial interface pins, control input pins, and status output pins. Refer to the Si5341/40 Family Reference Manual for more information on register settings. 3. If neither serial interface is used, leave pins I2C_SEL, A1/SDO, and A0/CS disconnected and tie SDA/SDIO and SCLK low.				

Table 18. Pin Descriptions (Continued)

Pin Name	Pin Number		Pin Type ¹	Function
	Si5341	Si5340		
Serial Interface				
I2C_SEL	39	38	I	I2C Select² This pin selects the serial interface mode as I ² C (I2C_SEL = 1) or SPI (I2C_SEL = 0). This pin is internally pulled up by a ~ 20 kΩ resistor to the voltage selected by the IO_VDD_SEL register bit.
SDA/SDIO	18	13	I/O	Serial Data Interface² This is the bidirectional data pin (SDA) for the I ² C mode, or the bidirectional data pin (SDIO) in the 3-wire SPI mode, or the input data pin (SDI) in 4-wire SPI mode. When in I ² C mode, this pin must be pulled-up using an external resistor of at least 1 kΩ. No pull-up resistor is needed when in SPI mode.
A1/SDO	17	15	I/O	Address Select 1/Serial Data Output² In I ² C mode, this pin functions as the A1 address input pin and does not have an internal pull up or pull down resistor. In 4-wire SPI mode this is the serial data output (SDO) pin (SDO) pin and drives high to the voltage selected by the IO_VDD_SEL pin.
SCLK	16	14	I	Serial Clock Input² This pin functions as the serial clock input for both I ² C and SPI modes. This pin is internally pulled up by a ~20 kΩ resistor to the voltage selected by the IO_VDD_SEL register bit. In I ² C mode this pin should have an external pull up of at least 1 kΩ. No pull-up resistor is needed when in SPI mode.
A0/ $\overline{\text{CS}}$	19	16	I	Address Select 0/Chip Select² This pin functions as the hardware controlled address A0 in I ² C mode. In SPI mode, this pin functions as the chip select input (active low). This pin is internally pulled up by a ~20 kΩ resistor to the voltage selected by the IO_VDD_SEL register bit.
Notes: 1. I = Input, O = Output, P = Power. 2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation for the serial interface pins, control input pins, and status output pins. Refer to the Si5341/40 Family Reference Manual for more information on register settings. 3. If neither serial interface is used, leave pins I2C_SEL, A1/SDO, and A0/CS disconnected and tie SDA/SDIO and SCLK low.				

Table 18. Pin Descriptions (Continued)

Pin Name	Pin Number		Pin Type ¹	Function
	Si5341	Si5340		
Control/Status				
$\overline{\text{INTR}}$	12	33	O	Interrupt² This pin is asserted low when a change in device status has occurred. This interrupt has a push pull output and should be left unconnected when not in use.
$\overline{\text{RST}}$	6	17	I	Device Reset² Active low input that performs power-on reset (POR) of the device. Resets all internal logic to a known state and forces the device registers to their default values. Clock outputs are disabled during reset. This pin is internally pulled up with a ~20 kΩ resistor to the voltage selected by the IO_VDD_SEL bit.
$\overline{\text{OE}}$	11	12	I	Output Enable² This pin disables all outputs when held high. This pin is internally pulled low and can be left unconnected when not in use.
$\overline{\text{LOL}}$	47	—	O	Loss Of Lock² This output pin indicates when the DSPLL is locked (high) or out-of-lock (low). An external pull up or pull down is not needed.
	—	27	O	Loss Of Lock This output pin indicates when the DSPLL is locked (high) or out-of-lock (low). An external pull up or pull down is not needed. The voltage on the VDDS pin sets the VOH/VOL for this pin. See Table 6.
$\overline{\text{LOS_XAXB}}$	—	28	O	Loss Of Signal This output pin indicates a loss of signal at the XA/XB pins.
$\overline{\text{SYNC}}$	5	—	I	Output Clock Synchronization² An active low signal on this pin resets the output dividers for the purpose of re-aligning the output clocks. For a tighter alignment of the clocks, a soft reset should be applied. This pin is internally pulled up with a ~20 kΩ resistor to the voltage selected by the IO_VDD_SEL bit and can be left unconnected when not in use.
FDEC	25	—	I	Frequency Decrement Pin² This pin is used to step-down the output frequency of a selected output. The affected output driver and its frequency change step size is register configurable. This pin is internally pulled low with a ~20 kΩ resistor and can be left unconnected when not in use.

Notes:

1. I = Input, O = Output, P = Power.
2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation for the serial interface pins, control input pins, and status output pins. Refer to the Si5341/40 Family Reference Manual for more information on register settings.
3. If neither serial interface is used, leave pins I2C_SEL, A1/SDO, and A0/CS disconnected and tie SDA/SDIO and SCLK low.


Table 18. Pin Descriptions (Continued)

Pin Name	Pin Number		Pin Type ¹	Function
	Si5341	Si5340		
FINC	48	—	I	Frequency Increment Pin² This pin is used to step-up the output frequency of a selected output. The affected output and its frequency change step size is register configurable. This pin is internally pulled low with a ~20 k Ω resistor and can be left unconnected when not in use.
IN_SEL0	3	3	I	Input Reference Select² The IN_SEL[1:0] pins are used in the manual pin controlled mode to select the active clock input as shown in Table 15. These pins are internally pulled up with a ~20 k Ω resistor to the voltage selected by the IO_VDD_SEL bit and can be left unconnected when not in use.
IN_SEL1	4	37	I	
RSVD	20	—	—	Reserved These pins are connected to the die. Leave disconnected.
	21	—	—	
	55	—	—	
	56	—	—	
NC	—	22	—	No Connect These pins are not connected to the die. Leave disconnected.
Power				
VDD	32	21	P	Core Supply Voltage The device core operates from a 1.8 V supply. A 1.0 μ f bypass capacitor is recommended
	46	32		
	60	39		
	—	40		
VDDA	13	8	P	Core Supply Voltage 3.3 V This core supply pin requires a 3.3 V power source. A 1.0 μ f bypass capacitor is recommended.
	—	9	P	
VDDS	—	26	P	Status Output Voltage The voltage on this pin determines the V_{OL}/V_{OH} on \overline{LOL} and $\overline{LOS_XAXB}$ status output pins. A 0.1 μ f to 1.0 μ f bypass capacitor is recommended.
Notes: <ol style="list-style-type: none"> 1. I = Input, O = Output, P = Power. 2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation for the serial interface pins, control input pins, and status output pins. Refer to the Si5341/40 Family Reference Manual for more information on register settings. 3. If neither serial interface is used, leave pins I2C_SEL, A1/SDO, and A0/CS disconnected and tie SDA/SDIO and SCLK low. 				

Table 18. Pin Descriptions (Continued)

Pin Name	Pin Number		Pin Type ¹	Function
	Si5341	Si5340		
VDDO0	22	18	P	Output Clock Supply Voltage 0–9 Supply voltage (3.3 V, 2.5 V, 1.8 V) for OUTx, $\overline{\text{OUTx}}$ outputs. See the Si5341/40 Family Reference Manual for power supply filtering recommendations. Leave VDDO pins of unused output drivers unconnected. An alternate option is to connect the VDDO pin to a power supply and disable the output driver to minimize current consumption.
VDDO1	26	23	P	
VDDO2	29	29	P	
VDDO3	33	34	P	
VDDO4	36	—	P	
VDDO5	40	—	P	
VDDO6	43	—	P	
VDDO7	49	—	P	
VDDO8	52	—	P	
VDDO9	57	—	P	
GND PAD			P	Ground Pad This pad provides electrical and thermal connection to ground and must be connected for proper operation. Use as many vias as practical and keep the via length to an internal ground plan as short as possible.
Notes: <ol style="list-style-type: none"> 1. I = Input, O = Output, P = Power. 2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation for the serial interface pins, control input pins, and status output pins. Refer to the Si5341/40 Family Reference Manual for more information on register settings. 3. If neither serial interface is used, leave pins I2C_SEL, A1/SDO, and A0/CS disconnected and tie SDA/SDIO and SCLK low. 				

8. Ordering Guide



*See Ordering Guide table for current product revision
 ** 5 digits; assigned by ClockBuilder Pro

Ordering Part Number (OPN)	Number of Input/Output Clocks	Output Clock Frequency Range (MHz)	Frequency Synthesis Mode	Package	Temperature Range
Si5341					
Si5341A-B-GM ^{1,2}	4/10	0.0001 to 712.5 MHz	Integer and fractional mode	64-Lead 9x9 QFN	−40 to 85 °C
Si5341B-B-GM ^{1,2}		0.0001 to 350 MHz			
Si5341C-B-GM ^{1,2}		0.0001 to 712.5 MHz	Integer mode only		
Si5341D-B-GM ^{1,2}		0.0001 to 350 MHz			
Si5340					
Si5340A-B-GM ^{1,2}	4/4	0.0001 to 712.5 MHz	Integer and fractional mode	44-Lead 7x7 QFN	−40 to 85 °C
Si5340B-B-GM ^{1,2}		0.0001 to 350 MHz			
Si5340C-B-GM ^{1,2}		0.0001 to 712.5 MHz	Integer Only		
Si5340D-B-GM ^{1,2}		0.0001 to 350 MHz			
Si5341/40-EVB					
Si5341-EVB	—	—	—	Evaluation Board	—
Si5340-EVB					

Notes:

1. Add an R at the end of the OPN to denote tape and reel ordering options.
2. Custom, factory pre-programmed devices are available. Ordering part numbers are assigned by Silicon Labs and the ClockBuilder Pro software utility.
3. Custom part number format is: e.g., Si5341A-Bxxxxx-GM, where "xxxxx" is a unique numerical sequence representing the preprogrammed configuration.
4. See Sections 5.9 and 5.10 for important notes about specifying a preprogrammed device to use features or device register settings not yet available in CBPro.

9.2. Si5340 7x7 mm 44-QFN Package Diagram

Figure 20 illustrates the package details for the Si5340. Table 20 lists the values for the dimensions shown in the illustration.




Figure 20. 44-Pin Quad Flat No-Lead (QFN)

Table 20. Package Dimensions

Dimension	Min	Nom	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	7.00 BSC		
D2	5.10	5.20	5.30
e	0.50 BSC		
E	7.00 BSC		
E2	5.10	5.20	5.30
L	0.30	0.40	0.50
aaa	—	—	0.15
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.10
Notes: <ol style="list-style-type: none"> 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 3. This drawing conforms to the JEDEC Solid State Outline MO-220. 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. 			

10. PCB Land Pattern

Figure 21 illustrates the PCB land pattern details for the devices. Table 21 lists the values for the dimensions shown in the illustration.




Figure 21. PCB Land Pattern

Table 21. PCB Land Pattern Dimensions

Dimension	Si5341 (Max)	Si5340 (Max)
C1	8.90	6.90
C2	8.90	6.90
E	0.50	0.50
X1	0.30	0.30
Y1	0.85	0.85
X2	5.30	5.30
Y2	5.30	5.30

Notes:

General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition is calculated based on a fabrication Allowance of 0.05 mm.

Solder Mask Design

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.

Stencil Design

5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
8. A 3x3 array of 1.25 mm square openings on 1.80 mm pitch should be used for the center ground pad.

Card Assembly

9. A No-Clean, Type-3 solder paste is recommended.
10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11. Top Marking




Figure 22. Si5341-40 Top Markings

Table 22. Si5341-40 Top Marking Explanation

Line	Characters	Description
1	Si5341g- Si5340g-	Base part number and Device Grade for Low Jitter, Any-Frequency, 10-output Clock Generator. Si5341: 10-output, 64-QFN Si5340: 4-output, 44-QFN g = Device Grade (A, B, C, D). See "8. Ordering Guide" on page 48 for more information. – = Dash character.
2	Rxxxxx-GM	R = Product revision. (See ordering guide for current revision). xxxxx = Customer specific NVM sequence number. Optional NVM code assigned for custom, factory pre-programmed devices. Characters are not included for standard, factory default configured devices. See Ordering Guide for more information. –GM = Package (QFN) and temperature range (–40 to +85 °C)
3	YYWWTTTTTT	YYWW = Characters correspond to the year (YY) and work week (WW) of package assembly. TTTTTT = Manufacturing trace code.
4	Circle w/ 1.6 mm (64-QFN) or 1.4 mm (44-QFN) diameter	Pin 1 indicator; left-justified
	e4 TW	Pb-free symbol; Center-Justified TW = Taiwan; Country of Origin (ISO Abbreviation)

12. Device Errata

Please log in or register at www.silabs.com to access the device errata document.

DOCUMENT CHANGE LIST

Revision 0.9 to Revision 0.95

- Removed advanced product information revision history.
- Updated Ordering Guide and changed references to revision B
- Updated parametric Tables 2,3,5,6,7,8 to reflect production characterization
- Updated terminology to align with ClockBuilder Pro software
- Table 9: I²C data hold time specification corrected to 100 ns from 5 μ s

Revision 0.95 to Revision 1.0

- General updates to typos in Tables 2,3,4,5,8,11, and 12.
- Changed Vin_diff minimum value in Table 3 to be the same as Vin_se.
- Added crosstalk spec for Si5340 to Table 5.
- Changed the schematic for AC Test Configuration in Table 7.
- Changed the PLL lock time in Table 8.
- Added a spec to Table 8 for the VCO frequency range.
- Changed the "Delay Time Between Chip Selects" to be 2.0 clock periods.
- Changed Note 2 in Table 12 as only 25 and 48–54 Mhz crystals are supported.
- Changed the timing specs for I²C and SPI.
- Added a 1.0 μ f bypass capacitor recommendation to be consistent with the reference manual.
- Updated output-to-output skew spec.

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez

Austin, TX 78701

Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669

Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page:

<https://www.siliconlabs.com/support/pages/contacttechnicalsupport.aspx>

and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.