









# LP5868T 8 × 18 LED High-Current Matrix Driver with 8-Bit Analog and 8-Bit or 16-Bit PWM Dimming

## 1 Features

- LED matrix topology:
  - 18 constant current sinks with 8 scan switches for 144 LED dots
  - Configurable for 1 to 8 scan switches
- Operating voltage range:
  - V<sub>CC</sub>/V<sub>LED</sub> range: 2.7 V to 5.5 V
  - Logic pins compatible with 1.8 V, 3.3 V, and 5 V
- 18 constant current sinks with high precision:
  - 100 mA per current sink when  $V_{CC} \ge 3.3 \text{ V}$
  - Device-to-device error: ±5%
  - Channel-to-channel error: ±5%
  - Phase-shift for balanced transient power
- Ultra-low power consumption:
  - Shutdown mode:  $I_{CC} \le 1$  uA when EN = Low
  - Standby mode: I<sub>CC</sub> ≤ 10 uA when EN = High and CHIP\_EN = 0 (data retained)
  - Active mode: I<sub>CC</sub> = 5 mA (typ.) when channel current = 12.5 mA
- Flexible dimming options:
  - Individual ON/OFF control for each LED dot
  - Analog dimming (current gain control)
    - Global 7-step Maximum Current (MC) setting for all LED dots
    - 3 groups of 7-bit Color Current (CC) setting for red, green, and blue
    - Individual 8-bit Dot Current (DC) setting for each LED dot
  - PWM dimming with audible-noise-free frequency
    - Global 8-bit PWM dimming for all LED dots
    - 3 programmable groups of 8-bit PWM dimming for LED dot arbitrary mapping
    - Individual 8-bit or 16-bit PWM dimming for each LED dot
- Full addressable SRAM to minimize data traffic
- Individual LED dot open/short detection
  - De-ghosting and low brightness compensation
- Interface options:
  - 1-MHz (max.) I<sup>2</sup>C interface when IFS = Low
  - 12-MHz (max.) SPI interface when IFS = High

## 2 Applications

- LED animation and indication for:
  - Major and smart home appliances
  - Global RGB keyboard backlighting
  - Outdoor keypad backlighting
  - IR module for video surveillance and IP camera

- Laser diode in optical module

## **3 Description**

The LP5868T is a high-current and high-performance LED matrix driver. The device integrates 18 constant current sinks with N (N = 6/8/11) switching MOSFETs to support. The LP5868T integrates 8 MOSFETs for up to 144 LED dots or 48 RGB LEDs.


The LP5868T supports both analog dimming and PWM dimming methods. For analog dimming, each LED dot can be adjusted with 256 steps. For PWM dimming, the integrated 8-bit or 16-bit configurable PWM generators enable smooth and audible-noise-free dimming control. Each LED dot can also be arbitrarily mapped into 8-bit Group PWM to achieve dimming control together.

The LP5868T device implements full addressable SRAM to minimize the data traffic. The ghost-cancellation circuitry is integrated to eliminate both upside and downside ghosting. The LP5868T also supports LED open and short detection functions. Both 1-MHz (maximum) I<sup>2</sup>C and 12-MHz (maximum) SPI are available in LP5868T.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
LP5868T	RKP (VQFN, 40)	5.00 mm × 5.00 mm

 For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Schematic** 

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



## **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Device Comparison	
5 Pin Configuration and Functions	4
6 Specifications	6
6.1 Absolute Maximum Ratings	6
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	6
6.5 Electrical Characteristics	7
6.6 Timing Requirements	
6.7 Typical Characteristics	
7 Detailed Description	
7.1 Overview	
7.2 Functional Block Diagram	
7.3 Feature Description.	
ı	

7.4 Device Functional Modes	23
7.5 Programming	
7.6 Register Maps	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	48
9.1 Receiving Notification of Documentation Updates.	48
9.2 Support Resources	48
9.3 Trademarks	
9.4 Electrostatic Discharge Caution	
9.5 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	49




## **4 Device Comparison**

PART NUMBER	MATERIAL	LED DOT NUMBER	MAX CURRENT PER CS	PACKAGE <sup>(2)</sup>	SOFTWARE COMPATIBLE
	LP5861TRSMR	18 × 1 = 18	125 mA		
LP5861T	LP5861TMRSMR <sup>(1)</sup>	18 × 1 = 18	125 MA	VQFN-32	
LP5866T	LP5866TRKPR	18 × 6 = 108			
LP30001	LP5866TMRKPR <sup>(1)</sup>	10 * 0 - 100			
LP5868T	LP5868TRKPR	18 × 8 = 144	100 mA	VQFN-40	
LF30001	LP5868TMRKPR <sup>(1)</sup>	10 ^ 0 - 144	TOOTIA	VQFN-40	
LP5860T	LP5860TRKPR	18 × 11 = 198			
LF36001	LP5860TMRKPR <sup>(1)</sup>	10 ^ 11 - 190			
LP5861	LP5861RSMR	18 × 1 = 18		VQFN-32	
LP5862	LP5862RSMR	18 × 2 = 36	-	VQFN-32	Yes
LF3002	LP5862DBTR			TSSOP-38	
LP5864	LP5864RSMR	18 × 4 = 72	-	VQFN-32 50 mA VQFN-40	
LF 3004	LP5864MRSMR <sup>(1)</sup>	10 ~ 4 - 72			
	LP5866RKPR		50 mA		
LP5866	LP5866DBTR	18 × 6 = 108		TOCOD 20	
	LP5866MDBTR <sup>(1)</sup>			TSSOP-38	
LP5868	LP5868RKPR	18 × 8 = 144		VQFN-40	
LP5860	LP5860RKPR	18 × 11 = 198		VQFN-40	
LF 3000	LP5860MRKPR <sup>(1)</sup>	10 ^ 11 - 190		v QFN-40	

Extended Temperature devices, supporting –55°C to approximately 125°C operating ambient temperature. The same packages are hardware compatible. (1) (2)







#### Table 5-1. Pin Functions

P	IN	I/O	DESCRIPTION
NO.	NAME		DESCRIPTION
1	CS0	0	Current sink 0. If not used, this pin must be floating.
2	CS1	0	Current sink 1. If not used, this pin must be floating.
3	CS2	0	Current sink 2. If not used, this pin must be floating.
4	CS3	0	Current sink 3. If not used, this pin must be floating.
5	CS4	0	Current sink 4. If not used, this pin must be floating.
6	CS5	0	Current sink 5. If not used, this pin must be floating.
7	CS6	0	Current sink 6. If not used, this pin must be floating.
8	CS7	0	Current sink 7. If not used, this pin must be floating.
9	CS8	0	Current sink 8. If not used, this pin must be floating.
10	SW0	0	High-side PMOS switch output for scan line 0. If not used, this pin must be floating.
11	SW1	0	High-side PMOS switch output for scan line 1. If not used, this pin must be floating.
12	SW2	0	High-side PMOS switch output for scan line 2. If not used, this pin must be floating.
13	SW3	0	High-side PMOS switch output for scan line 3. If not used, this pin must be floating.
14	SW4	0	High-side PMOS switch output for scan line 4. If not used, this pin must be floating.
15	SW5	0	High-side PMOS switch output for scan line 5. If not used, this pin must be floating.
16	VLED	Power	Power input for high-side switches.



### Table 5-1. Pin Functions (continued)

Р	IN	1/0	DESCRIPTION	
NO.	NAME	I/O	DESCRIPTION	
17	SW6	0	High-side PMOS switch output for scan line 6. If not used, this pin must be floating.	
18	SW7	0	High-side PMOS switch output for scan line 7. If not used, this pin must be floating.	
19	NC	-	No connection.	
20	NC	-	No connection.	
21	NC	-	No connection.	
22	CS9	0	Current sink 9. If not used, this pin must be floating.	
23	CS10	0	Current sink 10. If not used, this pin must be floating.	
24	CS11	0	Current sink 11. If not used, this pin must be floating.	
25	CS12	0	Current sink 12. If not used, this pin must be floating.	
26	CS13	0	Current sink 13. If not used, this pin must be floating.	
27	CS14	0	Current sink 14. If not used, this pin must be floating.	
28	CS15	0	Current sink 15. If not used, this pin must be floating.	
29	CS16	0	Current sink 16. If not used, this pin must be floating.	
30	CS17	0	Current sink 17. If not used, this pin must be floating.	
31	AGND	Ground	Analog ground. Must be connected to exposed thermal pad and common ground plane.	
32	VCAP	0	Internal LDO output. An $1-\mu F$ capacitor must be connected between this pin with GND. Place the capacitor as close to the device as possible.	
33	IFS	I	Interface type select. I <sup>2</sup> C is selected when IFS is low. SPI is selected when IFS is high. A resistor must be connected between VIO and this pin.	
34	VSYNC	I	External synchronize signal for display mode 2 and mode 3.	
35	SCL_SCLK	I	I <sup>2</sup> C clock input or SPI clock input. Pull up to VIO when configured as I <sup>2</sup> C.	
36	SDA_MOSI	I/O	I <sup>2</sup> C data input or SPI leader output follower input. Pull up to VIO when configured as I <sup>2</sup> C.	
37	ADDR0_MISO	I/O	I <sup>2</sup> C address select 0 or SPI leader input follower output.	
38	ADDR1_SS	I	I <sup>2</sup> C address select 1 or SPI follower select.	
39	VIO_EN	Power,I	Power supply for digital circuits and chip enable. An 1-nF capacitor must be connected between this pin with GND and be placed as close to the device as possible.	
40	VCC	Power	Power supply for device. A 1- $\mu$ F capacitor must be connected between this pin with GND and be placed as close to the device as possible.	
Exposed Thermal Pad	GND	Ground	Must be connected to AGND and common ground plane.	



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage on V <sub>CC</sub> / V <sub>LED</sub> / VIO / EN / CS / SW / SDA / SCL / SCLK / MOSI / MISO / SS / ADDR0 / ADDR1 / VSYNC / IFS		-0.3	6	V
Voltage on VCAP		-0.3	2	V
TJ	Junction temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

#### 6.2 ESD Ratings

			VALUE	UNIT
	Floetrostatia discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	ESDA/ ±3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Input voltage on V <sub>CC</sub>	Supply voltage	2.7	5.5	V
Input voltage on V <sub>LED</sub>	LED supply voltage	2.7	5.5	V
Input voltage on VIO_EN		1.65	5.5	V
Voltage on SDA / SCL / SCLK / MOSI / MISO / SS / ADDRx / VSYNC / IFS			VIO	V
T <sub>A</sub>	Operating ambient temperature	-40	85	°C
T <sub>A</sub>	Operating ambient temperature - LP5860TMRKPR, LP5866TMRKPR and LP5868TMRKPR	-55	125	°C

### 6.4 Thermal Information

		LP5860T, LP5868T, LP5866T	
	THERMAL METRIC	RKP (VQFN)	UNIT
		40 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	31.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	22.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	12.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	12.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.5	°C/W



#### **6.5 Electrical Characteristics**

 $V_{CC}$  = 3.3V,  $V_{LED}$  = 5V, VIO = 1.8V and  $T_A$  = -40°C to +85°C( $T_A$  = -55°C to +125°C for LP5860TMRKPR, LP5866TMRKPR and LP5868TMRKPR); Typical values are at  $T_A$  = 25°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power su	upplies					
V <sub>CC</sub>	Device supply voltage		2.7		5.5	V
V <sub>UVR</sub>	Undervoltage restart	V <sub>CC</sub> rising, Test mode			2.5	V
V <sub>UVF</sub>	Undervoltage shutdown	V <sub>CC</sub> falling, Test mode	1.9			V
V <sub>UV_HYS</sub>	Undervoltage shutdown hysteresis			0.3		V
V <sub>CAP</sub>	Internal LDO output	V <sub>CC</sub> = 2.7V to 5.5V		1.78		V
	Shutdown supply current I <sub>SHUTDOWN</sub>	$V_{EN}$ = 0, CHIP_EN = 0 (bit), ADDx = 0; measure the total current from V <sub>CC</sub> and V <sub>LED</sub>		0.1	1.5	μA
I <sub>CC</sub>	Standby supply current I <sub>STANDBY</sub>	$V_{EN}$ = 3.3V, CHIP_EN = 0 (bit), measure the total current from $V_{CC}$ and $V_{LED}$		5.5	12	μA
	Active mode supply current I <sub>NORMAL</sub>	$V_{EN}$ = 3.3V, CHIP_EN = 1 (bit), all channels I <sub>OUT</sub> = 12.5 mA (MC = 1, CC = 127, DC = 256), measure the current from $V_{CC}$		4.3	6	mA
V <sub>LED</sub>	LED supply voltage		2.7		5.5	V
V <sub>VIO</sub>	VIO supply voltage		1.65		5.5	V
I <sub>VIO</sub>	VIO supply current	Interface idle			5	μA
Output S	itages					-
	Constant current sink output range (CS0	2.7 <= V <sub>CC</sub> < 3.3V, PWM = 100%	0.1		75	mA
I <sub>CS</sub>	– CS17)	V <sub>CC</sub> >= 3.3V PWM = 100%	0.1		100	mA
I <sub>LKG</sub>	Leakage current (CS0 – CS17)	channels off, up_deghost = 0, V <sub>CS</sub> =5V		0.1	1	μA
		All channels ON. Current set to 1 mA. MC = 0 CC = 17 DC = 255 PWM = 100%	-5		5	%
	Device to device current error, I <sub>ERR_DD</sub> = (I <sub>AVE</sub> -I <sub>SET</sub> )/I <sub>SET</sub> ×100%	All channels ON. Current set to 25 mA. MC = 2 CC = 127 DC = 255 PWM = 100%	-5		5	%
I <sub>ERR_DD</sub>		All channels ON. Current set to 50 mA. MC = 4 CC = 127 DC = 255 PWM = 100%	-5		5	%
		All channels ON. Current set to 75 mA. MC=5 CC=64 DC=255 PWM=100%	-5		5	%
		All channels ON. Current set to 100 mA. MC = 6 CC = 127 DC = 255 PWM = 100%	-5		5	%
		All channels ON. Current set to 1 mA. MC = 0 CC = 17 DC = 255 PWM = 100%	-5		5	%
		All channels ON. Current set to 25 mA. MC = 2 CC = 127 DC = 255 PWM = 100%	-5		5	%
	Channel to channel current error, I <sub>ERR_CC</sub> = (I <sub>OUTX</sub> -I <sub>AVE</sub> )/I <sub>AVE</sub> ×100%	All channels ON. Current set to 50 mA. MC = 4 CC = 127 DC = 255 PWM = 100%	-5		5	%
		All channels ON. Current set to 75 mA. MC=5 CC=64 DC=255 PWM=100%	-5		5	%
		All channels ON. Current set to 100 mA. MC = 6 CC = 127 DC = 255 PWM = 100%	-5		5	%
f		PWM_Fre = 1, PWM = 100%		62.5		KHz
f <sub>PWM</sub>	LED PWM frequency	PWM_Fre = 0, PWM = 100%		125		KHz

7

$V_{CC}$ = 3.3V, $V_{LED}$ = 5V, VIO = 1.8V and $T_A$ = -40°C to +85°C( $T_A$ = -55°C to +125°C for LP5860TMRKPR, LP5866TMRKPR
and LP5868TMRKPR); Typical values are at $T_A$ = 25°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		I <sub>OUT</sub> = 100mA, decreasing output voltage, when the LED current has dropped 5% (only apply to LP5860TMRKPR, LP5866TMRKPR and LP5868TMRKPR)			0.8	V
V <sub>SAT</sub>	Output saturation voltage	I <sub>OUT</sub> = 100mA, decreasing output voltage, when the LED current has dropped 5% (only apply to LP5860TRKPR, LP5866TRKPR and LP5868TRKPR)			0.7	V
		I <sub>OUT</sub> = 75mA, decreasing output voltage, when the LED current has dropped 5%			0.6	V
		I <sub>OUT</sub> = 25mA, decreasing output voltage, when the LED current has dropped 5%			0.5	V
		V <sub>LED</sub> = 2.7 V, I <sub>SW</sub> = 200 mA		450		mΩ
		V <sub>LED</sub> = 2.7 V, I <sub>SW</sub> = 200 mA, LP5860MRKPR and LP5864MRSMR		450		mΩ
		V <sub>LED</sub> = 3.8 V, I <sub>SW</sub> = 200mA		380		mΩ
R <sub>SW</sub>	High-side PMOS ON resistance	V <sub>LED</sub> = 3.8 V, I <sub>SW</sub> = 200 mA, LP5860MRKPR and LP5864MRSMR		380		mΩ
		V <sub>LED</sub> = 5 V, I <sub>SW</sub> = 200 mA		310		mΩ
		V <sub>LED</sub> = 5V, I <sub>SW</sub> = 200 mA, LP5860MRKPR and LP5864MRSMR		310		mΩ
Logic Inte	erfaces					
V <sub>LOGIC_IL</sub>	Low-level input voltage, SDA, SCL, SCLK, MOSI, SS, ADDRx, VSYNC, IFS			0.	3 x VIO	V
V <sub>LOGIC_IH</sub>	High-level input voltage, SDA, SCL, SCLK, MOSI, SS, ADDRx, VSYNC, IFS		0.7 x VIO			V
V <sub>EN_IL</sub>	Low-level input voltage of EN				0.4	V
V <sub>EN_IH</sub>	High-level input voltage of EN	When $V_{CAP}$ powered up	1.4			V
I <sub>LOGIC_I</sub>	Input current, SDA, SCL, SCLK, MOSI, SS, ADDRx		-1		1	μA
V <sub>LOGIC</sub> O	Low-level output voltage, SDA, MISO	I <sub>PULLUP</sub> = 3 mA			0.4	V
V <sub>LOGIC_O</sub> н	High-level output voltage, MISO	I <sub>PULLUP</sub> = –3 mA	0.7 x VIO			V
Protectio	n Circuits	·	·			
V <sub>LOD_TH</sub>	Thershold for channel open detection			0.25		V
V <sub>LSD_TH</sub>	Thershold for channel short detection		V	<sub>LED</sub> – 1		V
T <sub>TSD</sub>	Thermal-shutdown junction temperature			150		°C
T <sub>HYS</sub>	Thermal shutdown temperature hysteresis			15		°C

## 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
MISC. Timr	MISC. Timming Requirements				
f <sub>OSC</sub>	Internal oscillator frequency		31.2		MHz
f <sub>OSC_ERR</sub>	Device to device oscillator frequency error	-3%		3%	
t <sub>POR_H</sub>	Wait time from UVLO disactive to device NORMAL			500	μs
t <sub>CHIP_EN</sub>	Wait time from setting Chip_EN (Register) =1 to device NORMAL			100	μs
t <sub>RISE</sub>	LED output rise time		10		ns



		MIN	NOM MAX	UNIT		
t <sub>FALL</sub>	LED output fall time		15	ns		
t <sub>VSYNC_H</sub>	The minimum high-level pulse width of VSYNC	200		μs		
SPI timing requirements						
f <sub>SCLK</sub>	SPI Clock frequency		12	MHz		
1	Cycle time	83.3		ns		
2	SS active lead-time	50		ns		
3	SS active leg time	50		ns		
4	SS inactive time	50		ns		
5	SCLK low time	36		ns		
6	SCLK high time	36		ns		
7	MOSI set-up time	20		ns		
8	MOSI hold time	20		ns		
9	MISO disable time		30	ns		
10	MISO data valid time		35	ns		
C <sub>b</sub>	Bus capacitance	5	40	pF		
I <sup>2</sup> C fast m	ode timing requirements		·			
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency	0	400	KHz		
1	Hold time (repeated) START condition	600		ns		
2	Clock low time	1300		ns		
3	Clock high time	600		ns		
4	Setup time for a repeated START condition	600		ns		
5	Data hold time	0		ns		
6	Data setup time	100		ns		
7	Rise time of SDA and SCL		300	ns		
8	Fall time of SDA and SCL		300	ns		
9	Setup time for STOP condition	600		ns		
10	Bus free time between a STOP and a START condition	1.3		μs		
I <sup>2</sup> C fast m	ode plus timing requirements		,			
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency	0	1000	KHz		
1	Hold time (repeated) START condition	260		ns		
2	Clock low time	500		ns		
3	Clock high time	260		ns		
4	Setup time for a repeated START condition	260		ns		
5	Data hold time	0		ns		
6	Data setup time	50		ns		
7	Rise time of SDA and SCL		120	ns		
8	Fall time of SDA and SCL		120	ns		
9	Setup time for STOP condition	260		ns		
10	Bus free time between a STOP and a START condition	0.5		μs		






Figure 6-1. SPI Timing Parameters





Figure 6-2. I<sup>2</sup>C Timing Parameters



## 6.7 Typical Characteristics


Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-55^{\circ}C < T_A < +125^{\circ}C$  for LP5868TMRKPR, LP5864MRSMR, and LP5866MDBTR while  $-40^{\circ}C < T_A < +85^{\circ}C$  for the other devices), V<sub>CC</sub> = 3.3 V, V<sub>IO</sub> = 3.3 V, V<sub>LED</sub> = 5 V, I<sub>LED</sub> Peak = 50 mA, C<sub>VLED</sub> = 1 µF, C<sub>VCC</sub> = 1 µF.





## 6.7 Typical Characteristics (continued)

Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-55^{\circ}C < T_A < +125^{\circ}C$  for LP5868TMRKPR, LP5864MRSMR, and LP5866MDBTR while  $-40^{\circ}C < T_A < +85^{\circ}C$  for the other devices), V<sub>CC</sub> = 3.3 V, V<sub>IO</sub> = 3.3 V, V<sub>LED</sub> = 5 V, I<sub>LED Peak</sub> = 50 mA, C<sub>VLED</sub> = 1 µF, C<sub>VCC</sub> = 1 µF.



Copyright © 2023 Texas Instruments Incorporated



## 7 Detailed Description


## 7.1 Overview

The LP5868T is an 8 × 18 LED matrix driver. The device integrates 8 switching FETs with 18 constant current sinks. One LP5868T device can drive up to 144 LED dots or 48 RGB pixels by using time-multiplexing matrix scheme.

The LP5868T supports both analog dimming and PWM dimming methods. For analog dimming, the current gain of each individual LED dot can be adjusted with 256 steps through 8-bits dot correction. For PWM dimming, the integrated 8-bits or 16-bits configurable, > 20-KHz PWM generators for each LED dot enable smooth, vivid animation effects without audible noise. Each LED can also be mapped into a 8-bits group PWM to achieve the group control with minimum data traffic.

The LP5868T device implements full addressable SRAM. The device supports entire SRAM data refresh and partial SRAM data update on demand to minimize the data traffic. The LP5868T implements the ghost cancellation circuit to eliminate both upside and downside ghosting. The LP5868T also uses low brightness compensation technology to support high density LED pixels. Both 1-MHz (maximum) I<sup>2</sup>C and 12-MHz (maximum) SPI interfaces are available in the LP5868T.

## 7.2 Functional Block Diagram





## 7.3 Feature Description

#### 7.3.1 Time-Multiplexing Matrix

The LP5868T device uses a time-multiplexing matrix scheme to support up to 144 LED dots with one chip. The device integrates 18 current sinks with 8 scan lines to drive  $18 \times 8 = 144$  LED dots or  $6 \times 8 = 48$  RGB pixels. In matrix control scheme, the device scans from Line 0 to Line 7 sequentially as shown in Figure 7-1. Current gain and PWM duty registers are programmable for each LED dot to support individual analog and PWM dimming.




Figure 7-1. Scan Line Control Scheme

There are 8 high-side p-channel MOSFETs (PMOS) integrated in LP5868T device. Users can flexibly set the active scan numbers from 6 to 8 by configuring the 'Max\_Line\_Num' in Dev\_initial register. The time-multiplexing matrix timing sequence follows the Figure 7-2.




Figure 7-2. Time-Multiplexing Matrix Timing Sequence

One cycle time of the line switching can be calculated as below:

 $t_{\text{line}\_\text{switch}} = t_{\text{PWM}} + t_{\text{SW}\_\text{BLK}} + 2 \times t_{\text{phase}\_\text{shift}}$ 

(1)

(2)

- t<sub>PWM</sub> is the current sink active time, which equals to 8 us (PWM frequency set at 125 kHz) or 16 us (PWM frequency set at 62.5 kHz) by configuring 'PWM\_Fre' in Dev\_initial register.
- t<sub>SW\_BLK</sub> is the switch blank time, which equals to 1 us or 0.5 us by configuring 'SW\_BLK' in Dev\_config1 register.
- t<sub>phase\_shift</sub> is the PWM phase shift time, which equal to 0 or 125 ns by configuring 'PWM\_Phase\_Shift' in Dev\_config1 register.

Total display time for one complete sub-period is t<sub>sub period</sub> and can be calculated by the following equation:

t<sub>sub\_period</sub> = t<sub>line\_switch</sub> × Scan\_line#

• Scan\_line# is the scan line number determined by 'Max\_Line\_Num' in Dev\_initial register.



The time-multiplexing matrix scheme time diagram is shown in Figure 7-3. The  $t_{CS_ON_Shift}$  is the current sink turning on shift by configuring 'CS\_ON\_Shift' bit in Dev\_config1 register.




Figure 7-3. Time-Multiplexing Matrix Timing Diagram

The LP5868T device implements de-ghosting and low brightness compensation to remove the side effects of matrix topology:

- **De-ghosting**: Both upside de-ghosting and downside de-ghosting are implemented to eliminate the LED's unexpected weak turn-on.
  - Upside\_de-ghosting: discharge each scan line during blank state. By configuring the 'Up\_Deghost' in Dev\_config3 register, the LP5868T discharges and clamps the scan line switch to a certain voltage.
  - Downside\_deghosting: pre-charge each current sink voltage during blank state. The de-ghosting capability can be adjusted through the 'Down\_Deghost' in Dev\_config3 register.
- Low Brightness Compensation: three groups compensation are implemented to overcome the colorshift and non-uniformity in low brightness conditions. The compensation capability can be through 'Comp\_Group1', 'Comp\_Group2', and 'Comp\_Group3' in Dev\_config2 register.
  - Compensation\_group 1: CS0, CS3, CS6, CS9, CS12, CS15.
  - Compensation\_group 2: CS1, CS4, CS7, CS10, CS13, CS16.
  - Compensation\_group 3: CS2, CS5, CS8, CS11, CS14, CS17.

### 7.3.2 Analog Dimming (Current Gain Control)

Analog dimming of LP5868T is achieved by configuring the current gain control. There are several methods to control the current gain of each LED.

- Global 3-bits Maximum Current (MC) setting without external resistor
- 3 Groups of 7-bits Color Current (CC) setting
- Individual 8-bit Dot Current (DC) setting

#### Note

When setting to small output current in low brightness situation, adjusting MC to a small value firstly can get smaller output saturation voltage.

#### Global 3-Bits Maximum Current (MC) Setting

The MC is used to set the maximum current  $I_{OUT\_MAX}$  for each current sink, and this current is the maximum peak current for each LED dot. The MC can be set with 7 steps from 7.5 mA to 100 mA. When the device is powered on, the MC data is set to default value, which is 37.5 mA.

For data refresh Mode 1, MC data is effective immediately after new data is updated. For Mode 2 and Mode 3, to avoid unexpected MC data change during high speed data refreshing, MC data must be changed when all channels are off and new MC data is only updated when the 'Chip\_EN' bit in Chip\_en register is set to 0, and after the 'Chip\_EN' returns to 1, the new MC data is effective. 'Down\_Deghost' and 'Up\_Deghost' in Dev\_config3 work in the similar way with MC.

3-BITS MAXIMUM_CURRENT REGISTER Binary Decimal		I <sub>OUT_MAX</sub>	
		mA	
000	0	7.5	
001	1	12.5	
010	2	25	
011 (Default)	3 (Default)	37.5 (Default)	
100	4	50	
101	5	75	
110	6	100	

## Table 7-1. Maximum Current (MC) Register Setting

## 3 Groups of 7-Bits Color Current (CC) Setting

The LP5868T device is able to adjust the output current of three color groups separately. For each color, the device has 7-bits data in 'CC\_Group1', 'CC\_Group2', and 'CC\_Group3'. Thus, all color group currents can be adjusted in 128 steps from 0% to 100% of the maximum output current, I<sub>OUT MAX</sub>.

The 18 current sinks have fixed mapping to the three color groups:

- CC-Group 1: CS0, CS3, CS6, CS9, CS12, CS15.
- CC-Group 2: CS1, CS4, CS7, CS10, CS13, CS16.
- CC-Group 3: CS2, CS5, CS8, CS11, CS14, CS17.

### Table 7-2. 3 Groups of 7-bits Color Current (CC) Setting

7-BITS CC_GROUP1/CC_GROUP2/CC_GROUP3 REGISTER		RATIO OF OUTPUT CURRENT TO I <sub>OUT_MAX</sub>	
Binary Decimal		%	
000 0000	0	0	
000 0001	1	0.79	
000 0010	2	1.57	
100 0000 (default)	64 (default)	50.4 (default)	
111 1101	125	98.4	
111 1110	126	99.2	
111 1111	127	100	

### Individual 8-bit Dot Current (DC) Setting

The LP5868T can individually adjust the output current of each LED by using dot current function through DC setting. The device allows the brightness deviations of the LEDs to adjusted be individually. Each output DC is programmed with an 8-bit depth, so the value can be adjusted with 256 steps within the range from 0% to 100% of ( $I_{OUT}$  MAX × CC/127).

Table 7-3. Individual 8-bit D	ot Current (DC) Setting
-------------------------------	-------------------------

8-BIT DC REGISTER		RATIO OF OUTPUT CURRENT TO I <sub>OUT_MAX</sub> × CC/127	
Binary Decimal		%	
0000 0000	0	0	

(3)

(4)



8-BIT DC REGISTER       Binary     Decimal		RATIO OF OUTPUT CURRENT TO I <sub>OUT_MAX</sub> × CC/127	
		%	
0000 0001	1	0.39	
0000 0010	2	0.78	
1000 0000 (Default)	128 (Default)	50.2 (Default)	
1111 1101	253	99.2	
1111 1110	254	99.6	
1111 1111	255	100	

### Table 7-3. Individual 8-bit Dot Current (DC) Setting (continued)

In summary, the current gain of each current sink can be calculated as below:

 $I_{OUT}$  (mA) =  $I_{OUT MAX} \times (CC/127) \times (DC/255)$ 

For time-multiplexing scan scheme, if the scan number is N, each LED dot's average current  $I_{AVG}$  is shown as below:

$$I_{AVG}$$
 (mA) =  $I_{OUT}/N = I_{OUT\_MAX} \times (CC/127) \times (DC/255)/N$ 

#### 7.3.3 PWM Dimming

There are several methods to control the PWM duty cycle of each LED dot.

### • Individual 8-bit / 16-bit PWM for Each LED Dot

Every LED has an individual 8-bit or 16-bit PWM register that is used to change the LED brightness by PWM duty. The LP5868T uses an enhanced spectrum PWM (ES-PWM) algoithm to achieve 16-bit depth with high refresh rate and this can avoid flicker under high speed camera. Comparing with conventional 8-bit PWM, 16-bit PWM can help to achieve ultimate high dimming resolution in LED animation applications.

### • 3 Programmable Groups of 8-bit PWM Dimming

The group PWM Control is used to select LEDs into 1 to 3 groups while each group has a separate register for PWM control. Every LED has 2-bit selection in LED\_DOT\_GROUP Registers (x = 0, 1, ..., 39) to select whether the LED dot belongs to one of the three groups or not:

- 00: not a member of any group
- 01: member of group 1
- 10: member of group 2
- 11: member of group 3
- 8-bit PWM for Global Dimming

The Global PWM Control function affects all LEDs simultaneously.

The final PWM duty cycle can be calculated as below:

PWM_Final(8-bit) = PWM_Individual(8-bit) × PWM_Group(8-bit) × PWM_ Global(8-bit)	(5)
--	-----

PWM\_Final(16-bit) = PWM\_Individual(16-bit) × PWM\_Group(8-bit) × PWM\_Global(8-bit) (6)


The LP5868T supports 125-kHz or 62.5-kHz PWM output frequency. The PWM frequency is selected by configuring the 'PWM\_Fre' in Dev\_initial register. An internal 31.2-MHz oscillator is used for generating PWM outputs. The oscillator's high accuracy design ( $f_{OSC\_ERR} \le \pm 3\%$ ) enables a better synchronization if multiple LP5868T devices are connected together.

Copyright © 2023 Texas Instruments Incorporated



A PWM phase-shifting scheme is implemented in each current sink to avoid the current overshot when turning on simultaneously. As the LED drivers are not activated simultaneously, the peak load current from the pre-stage power supply is significantly decreased. This scheme also reduces input-current ripple and ceramic-capacitor audible ringing. LED drivers are grouped into three different phases. By configuring the 'PWM\_Phase\_Shift' in Dev\_config1 register, which is default off, the LP5868T supports  $t_{phase_shift}$  = 125-ns shifting time shown in Figure 7-4.


- Phase 1: CS0, CS3, CS6, CS9, CS12, CS15.
- Phase 2: CS1, CS4, CS7, CS10, CS13, CS16.
- Phase 3: CS2, CS5, CS8, CS11, CS14, CS17.




#### Figure 7-4. Phase Shift

To avoid high current sinks output ripple during line switching, current sinks can be configured to turn on with 1 clock delay (62.5ns or 31.25ns according to the PWM frequency) after lines turn on, as shown in Figure 7-3. This function can be configured by 'CS\_ON\_Shift' in Dev\_config1 register.

The LP5868T allows users to configure the dimming scale either exponentially (Gamma Correction) or linearly through the 'PWM\_Scale\_Mode' in Dev\_config1 register. If a human-eye-friendly dimming curve is desired, using the internal fixed exponential scale is an easy approach. If a special dimming curve is desired, using the linear scale with software correction is recommended. The LP5868T supports both linear and exponential dimming curves under 8-bit and 16-bit PWM depth. Figure 7-5 is an example of 8-bit PWM depth.







In summary, the PWM control method is illustrated as Figure 7-6:




Figure 7-6. PWM Control Scheme

## 7.3.4 ON and OFF Control

The LP5868T device supports the individual ON and OFF control of each LED. For indication purpose, users can turn on and off the LED directly by writing 1-bit ON and OFF data to the corresponding Dot\_onoffx (x = 0, 1, ..., 23) register.

### 7.3.5 Data Refresh Mode

The LP5868T supports three data refresh modes: Mode 1, Mode 2, and Mode 3, by configuring 'Data\_Ref\_Mode' in Dev\_initial register.

**Mode 1**: 8-bit PWM data without VSYNC command. Data is sent out for display instantly after received. With Mode1, users can refresh the corresponding dots' data only instead of updating the whole SRAM. It is called 'on demand data refresh', which can save the total data volume effectively. As shown in Figure 7-7, the red LED dots can be refreshed after sending the corresponding data while the others kept the same with last frame.




Figure 7-7. On Demand Data Refresh - Mode 1

**Mode 2**: 8-bit PWM data with VSYNC command. Data is held and sent out simultaneously by frame after receiving the VSYNC command.

**Mode 3**: 16-bit PWM data with VSYNC command. Data is held and sent out simultaneously by frame after receiving the VSYNC command.

Frame control is implemented in Mode 2 and Mode 3. Instead of refreshing the output instantly after data is received (Mode 1), the device holds the data and refreshes the whole frame data by a fixed frame rate,  $f_{VSYNC}$ . Usually, 24 Hz, 50 Hz, 60 Hz, 120Hz or even higher frame rate is selected to achieve vivid animation effects. Whole SRAM Data Refresh is shown in Figure 7-8, a new frame is updated after receiving the VSYNC command.






Figure 7-8. Whole SRAM Data Refresh

Comparing with Mode 1, Mode 2 and Mode 3 provide a better synchronization when multiple LP5868T devices used together. A high-level pulse width longer than  $t_{SYNC_H}$  is required at the beginning of each VSYNC frame. Figure 7-9 shows the VSYNC connections and Figure 7-10 shows the timing requirements.




Figure 7-9. Multiple Devices Sync




Figure 7-10. VSYNC Timing

Table 8-4 is the summary	y of the 3 data refresh modes.

Table 7-4. Data Refresh Mode
------------------------------

MODE TYPE	PWM RESOLUTION	PWM OUTPUT	EXTERNAL VSYNC
Mode 1	8 Bits	Data update instantly	No
Mode 2	8 Bits	Data undata by frama	Yes
Mode 3	16 Bits	Data update by frame	Tes

#### 7.3.6 Full Addressable SRAM

SRAM is implemented inside the LP5868T device to support data writing and reading at the same time.

Although data refresh mechanisms are not the same for Mode 1 and Mode 2/3, the data writing and reading follow the same method. Uses can update partial of the SRAM data only or the whole SRAM page simultaneously. The LP5868T supports auto-increment function to minimize data traffic and increase data transfer efficiency.

Please be noted that 16-bit PWM (Mode 3) and 8-bit PWM (Mode 1 and Mode 2) are assigned with different SRAM addresses.

#### 7.3.7 Protections and Diagnostics

#### LED Open Detection

The LP5868T includes LED open detection (LOD) for the fault caused by any opened LED dot. The threshold for LED open is 0.25-V typical. LED open detection is only performed when PWM  $\ge$  25 (Mode 1 and Mode 2) or PWM  $\ge$  6400 (Mode 3) and voltage on CSn is detected lower than open threshold for continuously 4 sub-periods.



Figure 7-11 shows the detection circuit of LOD function. When open fault is detected, 'Global\_LOD' bit in Fault\_state register is set to 1 and detailed fault state for each LED is also monitored in register Dot\_lodx (x = 0, 1, ..., 23). All open fault indicator bits can be cleared by setting LOD\_clear = 0Fh after the open condition is removed.

LOD removal function can be enabled by setting 'LOD\_removal' bit in Dev\_config2 register to 1. This function turns off the current sink of the open channel when scanning to the line where the opened LED is included.




Figure 7-11. LOD Circuits

## LED Short Detection

The LP5868T includes LED short detection (LSD) for the fault caused by any shorted LED. Threshold for channel short is (VLED – 1) V typical. LED short detection only performed when PWM  $\ge$  25 (Mode 1 and Mode 2) or PWM  $\ge$  6400 (Mode 3) and voltage on CSn is detected higher than short threshold for continuously 4 sub-periods. As there is parasitic capacitance for the current sink, to make sure the LSD result is correct, setting the LED current higher than 0.5 mA is recommended.

Figure 7-12 shows the detection circuit of LSD function. When short fault is detected, 'Global\_LSD bit' in Fault\_state register is set to 1 and detailed fault state for every channel are also monitored in register Dot\_lsdx (x = 0, 1, ..., 23). All short fault indicator bits can be cleared by setting LSD\_clear = 0Fh after the short condition is removed.

LSD removal function can be enabled by setting 'LSD\_removal' bit in Dev\_config2 register to 1. This function turns off the upside deghosting function of the scan line where short LED is included.






Figure 7-12. LSD Circuit

### Thermal Shutdown

The LP5868T device implements thermal shutdown mechanism to protect the device from damage due to overheating. When the junction temperature rises to 160°C (typical) and above, the device switches into shutdown mode. The LP5868T exits thermal shutdown when the junction temperature of the device drops to 145°C (typical) and below.

### UVLO (Under Voltage Lock Out)

The LP5868T has an internal comparator that monitors the voltage at VCC. When VCC is below  $V_{UVF}$ , reset is active and the LP5868T enters INITIALIZATION state.



## 7.4 Device Functional Modes




Figure 7-13. Device Functional Modes

- SHUTDOWN: The device enters into SHUTDOWN mode from all states on VCC power up or EN pin is low.
- HARDWARE POR: The device enters into HARDWARE POR when Enable pin is high or VCC fall under V<sub>UVF</sub> causing UVLO=H from all states.
- SOFTWARE RESET: The device enters into SOFTWARE RESET mode when VCC rise higher than V<sub>UVR</sub> with the time t > t<sub>POR\_H</sub>. In this mode, all the registers are reset. Entry can also be from any state when the RESET (register) = FFh or UVLO is low.
- STANDBY: The device enters the STANDBY mode when Chip\_EN (register) = 0. In this mode, device enters
  into low power mode, but the I<sup>2</sup>C/SPI are still available for Chip\_EN only and the registers' data are retained.
- NORMAL: The device enters the NORMAL mode when 'Chip\_EN' = 1 with the time t > t<sub>CHIP\_EN</sub>.
- THERMAL SHUTDOWN: The device automatically enters the THERMAL SHUTDOWN mode when the junction temperature exceeds 160°C (typical). If the junction temperature decreases below 145°C (typical), the device returns to the NORMAL mode.



### 7.5 Programming

#### Interface Selection

The LP5868T supports two communication interfaces:  $I^2C$  and SPI. If IFS is high, ithe device enters into SPI mode. If IFS is low, the device enters into  $I^2C$  mode.

INTERFACE TYPE	ENTRY CONDITION
I <sup>2</sup> C	IFS = Low
SPI	IFS = High

#### Table 7-5. Interface Selection

### I<sup>2</sup>C Interface

The LP5868T is compatible with I<sup>2</sup>C standard specification. The device supports both fast mode (400-KHz maximum) and fast plus mode (1-MHz maximum).

#### I<sup>2</sup>C Data Transactions

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when clock signal is LOW. START and STOP conditions classify the beginning and the end of the data transfer session. A START condition is defined as the SDA signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The bus leader always generates START and STOP conditions. The bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the bus leader can generate repeated START conditions. First START and repeated START conditions are functionally equivalent.

Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the leader. The leader releases the SDA line (HIGH) during the acknowledge clock pulse. The device pulls down the SDA line during the 9<sup>th</sup> clock pulse, signifying an acknowledge. The device generates an acknowledge after each byte has been received.

There is one exception to the acknowledge after every byte rule. When the leader is the receiver, it must indicate to the transmitter an end of data by not acknowledging (*negative acknowledge*) the last byte clocked out of the follower. This negative acknowledge still includes the acknowledge clock pulse (generated by the leader), but the SDA line is not pulled down.

#### I<sup>2</sup>C Data Format

The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission is started with Address Byte 1, which are divided into 5-bits of the chip address, 2 higher bits of the register address, and 1 read/write bit. The other 8 lower bits of register address are put in Address Byte 2.The device supports both independent mode and broadcast mode. The auto-increment feature allows writing / reading several consecutive registers within one transmission. If not consecutive, a new transmission must be started.

	Table 7-6. FC Data Format												
Address Byte1			Chip Address		Register	R/W							
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Independent	1	0	0	ADDR1	ADDR0	9 <sup>th</sup> bit	8 <sup>th</sup> bit	R: 1 W: 0					
Broadcast	1	0	1	0	1	9 Dit	0" DIL	R. I W. U					
				Register	Address								
Address Byte2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
	7 <sup>th</sup> bit	6 <sup>th</sup> bit	5 <sup>th</sup> bit	4 <sup>th</sup> bit	3 <sup>th</sup> bit	2 <sup>th</sup> bit	1 <sup>th</sup> bit	0 <sup>th</sup> bit					

### Table 7-6. I<sup>2</sup>C Data Format




Figure 7-15. I<sup>2</sup>C Read Timing

#### **Multiple Devices Connection**

The LP5868T enters into I<sup>2</sup>C mode if IFS is connected to GND. The ADDR0/1 pin is used to select the unique I<sup>2</sup>C follower address for each device. The SCL and SDA lines must each have a pullup resistor (4.7 K $\Omega$  for 400 KHz, 2 K $\Omega$  for 1 MHz) placed somewhere on the line and remain HIGH even when the bus is idle. VIO\_EN can either be connected with VIO power supply or GPIO. It's suggested to put one 1nF cap as closer to VIO\_EN pin as possible. Up to four LP5868T follower devices can share the same I<sup>2</sup>C bus by the different ADDR configurations.




Figure 7-16. I<sup>2</sup>C Multiple Devices Connection

### **SPI Interface**

The LP5868T is compatible with SPI serial-bus specification, and it operates as a follower. The maximum frequency supported by LP5868T is 12 MHz.

#### SPI Data Transactions

MISO output is normally in a high impedance state. When the follower-select pin SS for the device is active (low) the MISO output is pulled low for read only. During write cycle MISO stays in high-impedance state. The follower-select signal SS must be low during the cycle transmission. SS resets the interface when high. Data is clocked in on the rising edge of the SCLK clock signal, while data is clocked out on the falling edge of SCLK.

#### SPI Data Format

Copyright © 2023 Texas Instruments Incorporated



The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission is started with Address Byte 1, which contains 8 higher bits of the register address. The Address Byte 2 is started with 2 lower bits of the register address and 1 read/write bit. The auto-increment feature allows writing / reading several consecutive registers within one transmission. If not consecutive, a new transmission must be started.

Address Byte1		Register Address												
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0						
	9 <sup>th</sup> bit	8 <sup>th</sup> bit	7 <sup>th</sup> bit	6 <sup>th</sup> bit	5 <sup>th</sup> bit	4 <sup>th</sup> bit	3 <sup>th</sup> bit	2 <sup>th</sup> bit						
Address Byte2	Register	Address												
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0						
	1 <sup>th</sup> bit	1 <sup>th</sup> bit 0 <sup>th</sup> bit R: 0 W: 1 Don't Care												

## Table 7-7. SPI Data Format

ss			
SCLK12345678	1 2 3 4 5 6 7 8	1 2 3 4 5 6 7 8	1 2 3 4 5 6 7 8
Address Byte 1           MOSI         Xa9         Xa8         Xa7         Xa6         Xa5         Xa4         Xa3         Xa2         Xa2	Address Byte 2	Data Byte 1           D7         D6         D5         D4         D3         D2         D1         D0         C	Data Byte 2           7         D6         D5         D4         D3         D2         D1         D0
MISO High Impedance	· · · · · · · · · · · · · · · · · · ·		

### Figure 7-17. SPI Write Timing

ss				
SCLK	1 2 3 4 5 6 7 8	1 2 3 4 5 6 7 8	1 2 3 4 5 6 7 8	1 2 3 4 5 6 7 8
	Address Byte 1 9 X A8 X A7 X A6 X A5 X A4 X A3 X A2 X A	Address Byte 2		
MISO	High Impedance		Data Byte 1           D7         D6         D5         D4         D3         D2         D1         D0         D	Data Byte 2           7         D6         D5         D4         D3         D2         D1         D0

### Figure 7-18. SPI Read Timing

#### Multiple Devices Connection

The device enters into SPI mode if IFS is pulled high to VIO through a pullup resistor( $4.7K\Omega$  recommended). VIO\_EN can either be connected with VIO power supply or GPIO. It's suggested to put one 1nF cap as closer to VIO\_EN pin as possible. In SPI mode host can address as many devices as there are follower select pins on host.






Figure 7-19. SPI Multiple Devices Connection

## 7.6 Register Maps

This section provides a summary of the register maps. For detailed register functions and descriptions, please refer to *LP5868T 11x18 LED Matrix Driver Register Maps*.

				Negister	Section	BIOCK AC	cess typ	e ooues				
Access Type			Code		Ľ	Description						
Read Type												
R			R		F	Read						
RC			R		F	Read						
			С		t	o Clear						
R-0			R		F	Read						
			-0		F	Returns 0						
Write Type												
W			W		1	Vrite						
WOCP			W			N						
			0C			) to clear						
			P			Requires priv	vilogod oppo					
Reset or Default			Γ			vequires priv	vilegeu acce					
	value					(-)						
-n						/alue after re	eset or the c					
Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default	
Chip_en	000h	R/W	/			Reserved				Chip_EN	00h	
Dev_initial	001h	R/W	Reserved		Max_Li	ne_Num		Data_R	ef_Mode	PWM_Fre	5Eh	
Dev_config1	002h	R/W	Reserved	Reserved	Reserved	Reserved	SW_BLK	PWM_Sc ale_Mode	PWM_Ph ase_Shift	CS_ON_ Shift	00h	
Dev_config2	003h	R/W	/ Comp_	Group3	Comp_	_Group2	Comp_	Group1	LOD_rem oval	LSD_rem oval	00h	
Dev_config3	004h	R/W	/ Down_l	Deghost	Up_D	eghost	Ма	ximum_Cur	rent	Up_Degh ost_enabl e	47h	

Table 7-8. Register Section/Block Access Type Codes



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Global_bri	005h	R/W				PWM	_Global				FFh
Group0_bri	006h	R/W				PWM	Group1				FFh
Group1_bri	007h	R/W				PWM_	Group2				FFh
Group2_bri	008h	R/W				PWM_	Group3				FFh
R_current_set	009h	R/W	Reserved				CC_Group1				40h
G_current_set	00Ah	R/W	Reserved				CC_Group2	2			40h
B_current_set	00Bh	R/W	Reserved				CC_Group3	3			40h
Dot_grp_sel0	00Ch	R/W	Dot L0-C	S3 group	Dot L0-C	CS2 group	Dot L0-C	S1 group	Dot L0-0	CS0 group	00h
Dot_grp_sel1	00Dh	R/W	Dot L0-C	S7 group	Dot L0-C	CS6 group	Dot L0-C	S5 group	Dot L0-0	CS4 group	00h
Dot_grp_sel2	00Eh	R/W	Dot L0-CS	S11 group	Dot L0-C	S10 group	Dot L0-C	S9 group	Dot L0-0	CS8 group	00h
Dot_grp_sel3	00Fh	R/W	Dot L0-CS	S15 group	Dot L0-C	S14 group	Dot L0-C	S13 group	Dot L0-C	S12 group	00h
Dot_grp_sel4	010h	R/W		Rese	erved		Dot L0-C	S17 group	Dot L0-C	S16 group	00h
Dot_grp_sel5	011h	R/W	Dot L1-C	0 1		CS2 group		S1 group		CS0 group	00h
Dot_grp_sel6	012h	R/W	Dot L1-C	0 1		CS6 group		S5 group		CS4 group	00h
Dot_grp_sel7	013h	R/W	Dot L1-CS	S11 group	Dot L1-C	S10 group	Dot L1-C	S9 group	Dot L1-0	CS8 group	00h
Dot_grp_sel8	014h	R/W	Dot L1-CS	S15 group	Dot L1-C	S14 group		S13 group	-	S12 group	00h
Dot_grp_sel9	015h	R/W			erved		Dot L1-C	S17 group	Dot L1-C	S16 group	00h
Dot_grp_sel10	016h	R/W	Dot L2-C	S3 group	Dot L2-0	CS2 group		S1 group		CS0 group	00h
Dot_grp_sel11	017h	R/W	Dot L2-C			CS6 group		S5 group	Dot L2-0	CS4 group	00h
Dot_grp_sel12	018h	R/W	Dot L2-CS	S11 group	Dot L2-C	S10 group	Dot L2-C	S9 group	Dot L2-0	CS8 group	00h
Dot_grp_sel13	019h	R/W	Dot L2-CS	S15 group	Dot L2-C	S14 group	Dot L2-C	S13 group	Dot L2-C	S12 group	00h
Dot_grp_sel14	01Ah	R/W		Rese	erved		Dot L2-C	S17 group	Dot L2-C	S16 group	00h
Dot_grp_sel15	01Bh	R/W	Dot L3-C	S3 group	Dot L3-C	CS2 group	Dot L3-C	S1 group	Dot L3-0	CS0 group	00h
Dot_grp_sel16	01Ch	R/W	Dot L3-C	S7 group	Dot L3-C	CS6 group		S5 group		CS4 group	00h
Dot_grp_sel17	01Dh	R/W	Dot L3-CS			S10 group	Dot L3-C	S9 group	Dot L3-0	CS8 group	00h
Dot_grp_sel18	01Eh	R/W	Dot L3-CS	S15 group	Dot L3-C	S14 group		S13 group	Dot L3-C	S12 group	00h
Dot_grp_sel19	01Fh	R/W		Rese	erved		Dot L3-C	S17 group	Dot L3-C	S16 group	00h
Dot_grp_sel20	020h	R/W	Dot L4-C	S3 group	Dot L4-0	CS2 group		S1 group		CS0 group	00h
Dot_grp_sel21	021h	R/W	Dot L4-C	S7 group		CS6 group	Dot L4-C	S5 group	Dot L4-0	CS4 group	00h
Dot_grp_sel22	022h	R/W	Dot L4-CS	S11 group		S10 group		S9 group	Dot L4-0	CS8 group	00h
Dot_grp_sel23	023h	R/W	Dot L4-CS	• •		S14 group		S13 group		S12 group	00h
Dot_grp_sel24	024h	R/W			erved			S17 group	-	S16 group	00h
Dot_grp_sel25	025h	R/W	Dot L5-C	• •		CS2 group		S1 group		CS0 group	00h
Dot_grp_sel26	026h	R/W	Dot L5-C	• •		CS6 group		S5 group		CS4 group	00h
Dot_grp_sel27	027h	R/W		S11 group		S10 group		S9 group		CS8 group	00h
Dot_grp_sel28	028h	R/W	Dot L5-CS	• •		S14 group		S13 group		S12 group	00h
Dot_grp_sel29	029h	R/W			erved			S17 group	-	S16 group	00h
Dot_grp_sel30	02Ah	R/W	Dot L6-C	• •		CS2 group		S1 group		CS0 group	00h
Dot_grp_sel31	02Bh	R/W	Dot L6-C	• •		CS6 group		S5 group		CS4 group	00h
Dot_grp_sel32	02Ch	R/W	Dot L6-CS	• •		S10 group		S9 group		CS8 group	00h
Dot_grp_sel33	02Dh	R/W	Dot L6-CS	• •		S14 group		S13 group	-	S12 group	00h
Dot_grp_sel34	02Eh	R/W			erved			S17 group	-	S16 group	00h
Dot_grp_sel35	02Fh	R/W	Dot L7-C	· ·		CS2 group		S1 group		CS0 group	00h
Dot_grp_sel36	030h	R/W	Dot L7-C	• •		CS6 group		S5 group		CS4 group	00h
Dot_grp_sel37	031h	R/W	Dot L7-CS	S11 group	Dot L7-C	S10 group	Dot L7-C	S9 group	Dot L7-0	CS8 group	00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Dot_grp_sel38	032h	R/W	Dot L7-C	S15 group	Dot L7-C	S14 group	Dot L7-C	S13 group	Dot L7-CS	S12 group	00h
Dot_grp_sel39	033h	R/W		Rese	erved		Dot L7-C	S17 group	Dot L7-CS	S16 group	00h
Dot_onoff0	043h	R/W	Dot L0- CS7 onoff	Dot L0- CS6 onoff	Dot L0- CS5 onoff	Dot L0- CS4 onoff	Dot L0- CS3 onoff	Dot L0- CS2 onoff	Dot L0- CS1 onoff	Dot L0- CS0 onoff	FFh
Dot_onoff1	044h	R/W	Dot L0- CS15 onoff	Dot L0- CS14 onoff	Dot L0- CS13 onoff	Dot L0- CS12 onoff	Dot L0- CS11 onoff	Dot L0- CS10 onoff	Dot L0- CS9 onoff	Dot L0- CS8 onoff	FFh
Dot_onoff2	045h	R/W			Rese	erved			Dot L0- CS17 onoff	Dot L0- CS16 onoff	03h
Dot_onoff3	046h	R/W	Dot L1- CS7 onoff	Dot L1- CS6 onoff	Dot L1- CS5 onoff	Dot L1- CS4 onoff	Dot L1- CS3 onoff	Dot L1- CS2 onoff	Dot L1- CS1 onoff	Dot L1- CS0 onoff	FFh
Dot_onoff4	047h	R/W	Dot L1- CS15 onoff	Dot L1- CS14 onoff	Dot L1- CS13 onoff	Dot L1- CS12 onoff	Dot L1- CS11 onoff	Dot L1- CS10 onoff	Dot L1- CS9 onoff	Dot L1- CS8 onoff	FFh
Dot_onoff5	048h	R/W			Rese	erved			Dot L1- CS17 onoff	Dot L1- CS16 onoff	03h
Dot_onoff6	049h	R/W	Dot L2- CS7 onoff	Dot L2- CS6 onoff	Dot L2- CS5 onoff	Dot L2- CS4 onoff	Dot L2- CS3 onoff	Dot L2- CS2 onoff	Dot L2- CS1 onoff	Dot L2- CS0 onoff	FFh
Dot_onoff7	04Ah	R/W	Dot L2- CS15 onoff	Dot L2- CS14 onoff	Dot L2- CS13 onoff	Dot L2- CS12 onoff	Dot L2- CS11 onoff	Dot L2- CS10 onoff	Dot L2- CS9 onoff	Dot L2- CS8 onoff	FFh
Dot_onoff8	04Bh	R/W			Rese	erved			Dot L2- CS17 onoff	Dot L2- CS16 onoff	03h
Dot_onoff9	04Ch	R/W	Dot L3- CS7 onoff	Dot L3- CS6 onoff	Dot L3- CS5 onoff	Dot L3- CS4 onoff	Dot L3- CS3 onoff	Dot L3- CS2 onoff	Dot L3- CS1 onoff	Dot L3- CS0 onoff	FFh
Dot_onoff10	04Dh	R/W	Dot L3- CS15 onoff	Dot L3- CS14 onoff	Dot L3- CS13 onoff	Dot L3- CS12 onoff	Dot L3- CS11 onoff	Dot L3- CS10 onoff	Dot L3- CS9 onoff	Dot L3- CS8 onoff	FFh
Dot_onoff11	04Eh	R/W			Rese	erved			Dot L3- CS17 onoff	Dot L3- CS16 onoff	03h
Dot_onoff12	04Fh	R/W	Dot L4- CS7 onoff	Dot L4- CS6 onoff	Dot L4- CS5 onoff	Dot L4- CS4 onoff	Dot L4- CS3 onoff	Dot L4- CS2 onoff	Dot L4- CS1 onoff	Dot L4- CS0 onoff	FFh
Dot_onoff13	050h	R/W	Dot L4- CS15 onoff	Dot L4- CS14 onoff	Dot L4- CS13 onoff	Dot L4- CS12 onoff	Dot L4- CS11 onoff	Dot L4- CS10 onoff	Dot L4- CS9 onoff	Dot L4- CS8 onoff	FFh
Dot_onoff14	051h	R/W			Rese	erved			Dot L4- CS17 onoff	Dot L4- CS16 onoff	03h
Dot_onoff15	052h	R/W	Dot L5- CS7 onoff	Dot L5- CS6 onoff	Dot L5- CS5 onoff	Dot L5- CS4 onoff	Dot L5- CS3 onoff	Dot L5- CS2 onoff	Dot L5- CS1 onoff	Dot L5- CS0 onoff	FFh
Dot_onoff16	053h	R/W	Dot L5- CS15 onoff	Dot L5- CS14 onoff	Dot L5- CS13 onoff	Dot L5- CS12 onoff	Dot L5- CS11 onoff	Dot L5- CS10 onoff	Dot L5- CS9 onoff	Dot L5- CS8 onoff	FFh
Dot_onoff17	054h	R/W			Rese	erved			Dot L5- CS17 onoff	Dot L5- CS16 onoff	03h
Dot_onoff18	055h	R/W	Dot L6- CS7 onoff	Dot L6- CS6 onoff	Dot L6- CS5 onoff	Dot L6- CS4 onoff	Dot L6- CS3 onoff	Dot L6- CS2 onoff	Dot L6- CS1 onoff	Dot L6- CS0 onoff	FFh
Dot_onoff19	056h	R/W	Dot L6- CS15 onoff	Dot L6- CS14 onoff	Dot L6- CS13 onoff	Dot L6- CS12 onoff	Dot L6- CS11 onoff	Dot L6- CS10 onoff	Dot L6- CS9 onoff	Dot L6- CS8 onoff	FFh

29



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Dot_onoff20	057h	R/W			Rese	erved			Dot L6- CS17 onoff	Dot L6- CS16 onoff	03h
Dot_onoff21	058h	R/W	Dot L7- CS7 onoff	Dot L7- CS6 onoff	Dot L7- CS5 onoff	Dot L7- CS4 onoff	Dot L7- CS3 onoff	Dot L7- CS2 onoff	Dot L7- CS1 onoff	Dot L7- CS0 onoff	FFh
Dot_onoff22	059h	R/W	Dot L7- CS15 onoff	Dot L7- CS14 onoff	Dot L7- CS13 onoff	Dot L7- CS12 onoff	Dot L7- CS11 onoff	Dot L7- CS10 onoff	Dot L7- CS9 onoff	Dot L7- CS8 onoff	FFh
Dot_onoff23	05Ah	R/W			Rese	erved			Dot L7- CS17 onoff	Dot L7- CS16 onoff	03h
Fault_state	064h	R			Rese	erved			Global_L OD	Global_L SD	00h
Dot_lod0	065h	R	Dot L0- CS7 LOD	Dot L0- CS6 LOD	Dot L0- CS5 LOD	Dot L0- CS4 LOD	Dot L0- CS3 LOD	Dot L0- CS2 LOD	Dot L0- CS1 LOD	Dot L0- CS0 LOD	00h
Dot_lod1	066h	R	Dot L0- CS15 LOD	Dot L0- CS14 LOD	Dot L0- CS13 LOD	Dot L0- CS12 LOD	Dot L0- CS11 LOD	Dot L0- CS10 LOD	Dot L0- CS9 LOD	Dot L0- CS8 LOD	00h
Dot_lod2	067h	R			Rese	erved			Dot L0- CS17 LOD	Dot L0- CS16 LOD	00h
Dot_lod3	068h	R	Dot L1- CS7 LOD	Dot L1- CS6 LOD	Dot L1- CS5 LOD	Dot L1- CS4 LOD	Dot L1- CS3 LOD	Dot L1- CS2 LOD	Dot L1- CS1 LOD	Dot L1- CS0 LOD	00h
Dot_lod4	069h	R	Dot L1- CS15 LOD	Dot L1- CS14 LOD	Dot L1- CS13 LOD	Dot L1- CS12 LOD	Dot L1- CS11 LOD	Dot L1- CS10 LOD	Dot L1- CS9 LOD	Dot L1- CS8 LOD	00h
Dot_lod5	06Ah	R			Rese	erved			Dot L1- CS17 LOD	Dot L1- CS16 LOD	00h
Dot_lod6	06Bh	R	Dot L2- CS7 LOD	Dot L2- CS6 LOD	Dot L2- CS5 LOD	Dot L2- CS4 LOD	Dot L2- CS3 LOD	Dot L2- CS2 LOD	Dot L2- CS1 LOD	Dot L2- CS0 LOD	00h
Dot_lod7	06Ch	R	Dot L2- CS15 LOD	Dot L2- CS14 LOD	Dot L2- CS13 LOD	Dot L2- CS12 LOD	Dot L2- CS11 LOD	Dot L2- CS10 LOD	Dot L2- CS9 LOD	Dot L2- CS8 LOD	00h
Dot_lod8	06Dh	R			Rese	erved			Dot L2- CS17 LOD	Dot L2- CS16 LOD	00h
Dot_lod9	06Eh	R	Dot L3- CS7 LOD	Dot L3- CS6 LOD	Dot L3- CS5 LOD	Dot L3- CS4 LOD	Dot L3- CS3 LOD	Dot L3- CS2 LOD	Dot L3- CS1 LOD	Dot L3- CS0 LOD	00h
Dot_lod10	06Fh	R	Dot L3- CS15 LOD	Dot L3- CS14 LOD	Dot L3- CS13 LOD	Dot L3- CS12 LOD	Dot L3- CS11 LOD	Dot L3- CS10 LOD	Dot L3- CS9 LOD	Dot L3- CS8 LOD	00h
Dot_lod11	070h	R			Rese	erved			Dot L3- CS17 LOD	Dot L3- CS16 LOD	00h
Dot_lod12	071h	R	Dot L4- CS7 LOD	Dot L4- CS6 LOD	Dot L4- CS5 LOD	Dot L4- CS4 LOD	Dot L4- CS3 LOD	Dot L4- CS2 LOD	Dot L4- CS1 LOD	Dot L4- CS0 LOD	00h
Dot_lod13	072h	R	Dot L4- CS15 LOD	Dot L4- CS14 LOD	Dot L4- CS13 LOD	Dot L4- CS12 LOD	Dot L4- CS11 LOD	Dot L4- CS10 LOD	Dot L4- CS9 LOD	Dot L4- CS8 LOD	00h
Dot_lod14	073h	R			Rese	erved			Dot L4- CS17 LOD	Dot L4- CS16 LOD	00h
Dot_lod15	074h	R	Dot L5- CS7 LOD	Dot L5- CS6 LOD	Dot L5- CS5 LOD	Dot L5- CS4 LOD	Dot L5- CS3 LOD	Dot L5- CS2 LOD	Dot L5- CS1 LOD	Dot L5- CS0 LOD	00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Dot_lod16	075h	R	Dot L5- CS15 LOD	Dot L5- CS14 LOD	Dot L5- CS13 LOD	Dot L5- CS12 LOD	Dot L5- CS11 LOD	Dot L5- CS10 LOD	Dot L5- CS9 LOD	Dot L5- CS8 LOD	00h
Dot_lod17	076h	R			Rese	erved	1	1	Dot L5- CS17 LOD	Dot L5- CS16 LOD	00h
Dot_lod18	077h	R	Dot L6- CS7 LOD	Dot L6- CS6 LOD	Dot L6- CS5 LOD	Dot L6- CS4 LOD	Dot L6- CS3 LOD	Dot L6- CS2 LOD	Dot L6- CS1 LOD	Dot L6- CS0 LOD	00h
Dot_lod19	078h	R	Dot L6- CS15 LOD	Dot L6- CS14 LOD	Dot L6- CS13 LOD	Dot L6- CS12 LOD	Dot L6- CS11 LOD	Dot L6- CS10 LOD	Dot L6- CS9 LOD	Dot L6- CS8 LOD	00h
Dot_lod20	079h	R			Rese	erved			Dot L6- CS17 LOD	Dot L6- CS16 LOD	00h
Dot_lod21	07Ah	R	Dot L7- CS7 LOD	Dot L7- CS6 LOD	Dot L7- CS5 LOD	Dot L7- CS4 LOD	Dot L7- CS3 LOD	Dot L7- CS2 LOD	Dot L7- CS1 LOD	Dot L7- CS0 LOD	00h
Dot_lod22	07Bh	R	Dot L7- CS15 LOD	Dot L7- CS14 LOD	Dot L7- CS13 LOD	Dot L7- CS12 LOD	Dot L7- CS11 LOD	Dot L7- CS10 LOD	Dot L7- CS9 LOD	Dot L7- CS8 LOD	00h
Dot_lod23	07Ch	R			Rese	erved	1	1	Dot L7- CS17 LOD	Dot L7- CS16 LOD	00h
Dot_lsd0	086h	R	Dot L0- CS7 LSD	Dot L0- CS6 LSD	Dot L0- CS5 LSD	Dot L0- CS4 LSD	Dot L0- CS3 LSD	Dot L0- CS2 LSD	Dot L0- CS1 LSD	Dot L0- CS0 LSD	00h
Dot_lsd1	087h	R	Dot L0- CS15 LSD	Dot L0- CS14 LSD	Dot L0- CS13 LSD	Dot L0- CS12 LSD	Dot L0- CS11 LSD	Dot L0- CS10 LSD	Dot L0- CS9 LSD	Dot L0- CS8 LSD	00h
Dot_lsd2	088h	R			Rese	erved	1		Dot L0- CS17 LSD	Dot L0- CS16 LSD	00h
Dot_lsd3	089h	R	Dot L1- CS7 LSD	Dot L1- CS6 LSD	Dot L1- CS5 LSD	Dot L1- CS4 LSD	Dot L1- CS3 LSD	Dot L1- CS2 LSD	Dot L1- CS1 LSD	Dot L1- CS0 LSD	00h
Dot_lsd4	08Ah	R	Dot L1- CS15 LSD	Dot L1- CS14 LSD	Dot L1- CS13 LSD	Dot L1- CS12 LSD	Dot L1- CS11 LSD	Dot L1- CS10 LSD	Dot L1- CS9 LSD	Dot L1- CS8 LSD	00h
Dot_lsd5	08Bh	R			Rese	erved			Dot L1- CS17 LSD	Dot L1- CS16 LSD	00h
Dot_lsd6	08Ch	R	Dot L2- CS7 LSD	Dot L2- CS6 LSD	Dot L2- CS5 LSD	Dot L2- CS4 LSD	Dot L2- CS3 LSD	Dot L2- CS2 LSD	Dot L2- CS1 LSD	Dot L2- CS0 LSD	00h
Dot_lsd7	08Dh	R	Dot L2- CS15 LSD	Dot L2- CS14 LSD	Dot L2- CS13 LSD	Dot L2- CS12 LSD	Dot L2- CS11 LSD	Dot L2- CS10 LSD	Dot L2- CS9 LSD	Dot L2- CS8 LSD	00h
Dot_lsd8	08Eh	R			Rese	erved			Dot L2- CS17 LSD	Dot L2- CS16 LSD	00h
Dot_lsd9	08Fh	R	Dot L3- CS7 LSD	Dot L3- CS6 LSD	Dot L3- CS5 LSD	Dot L3- CS4 LSD	Dot L3- CS3 LSD	Dot L3- CS2 LSD	Dot L3- CS1 LSD	Dot L3- CS0 LSD	00h
Dot_lsd10	090h	R	Dot L3- CS15 LSD	Dot L3- CS14 LSD	Dot L3- CS13 LSD	Dot L3- CS12 LSD	Dot L3- CS11 LSD	Dot L3- CS10 LSD	Dot L3- CS9 LSD	Dot L3- CS8 LSD	00h
Dot_Isd11	091h	R			Rese	erved			Dot L3- CS17 LSD	Dot L3- CS16 LSD	00h
Dot_lsd12	092h	R	Dot L4- CS7 LSD	Dot L4- CS6 LSD	Dot L4- CS5 LSD	Dot L4- CS4 LSD	Dot L4- CS3 LSD	Dot L4- CS2 LSD	Dot L4- CS1 LSD	Dot L4- CS0 LSD	00h

Copyright © 2023 Texas Instruments Incorporated

LP5868T
SNVSCE2B – MAY 2023 – REVISED NOVEMBER 2023



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default	
Dot_lsd13	093h	R	Dot L4- CS15 LSD	Dot L4- CS14 LSD	Dot L4- CS13 LSD	Dot L4- CS12 LSD	Dot L4- CS11 LSD	Dot L4- CS10 LSD	Dot L4- CS9 LSD	Dot L4- CS8 LSD	00h	
Dot_lsd14	094h	R			Rese	erved			Dot L4- CS17 LSD	Dot L4- CS16 LSD	00h	
Dot_lsd15	095h	R	Dot L5- CS7 LSD	Dot L5- CS6 LSD	Dot L5- CS5 LSD	Dot L5- CS4 LSD	Dot L5- CS3 LSD	Dot L5- CS2 LSD	Dot L5- CS1 LSD	Dot L5- CS0 LSD	00h	
Dot_lsd16	096h	R	Dot L5- CS15 LSD	Dot L5- CS14 LSD	Dot L5- CS13 LSD	Dot L5- CS12 LSD	Dot L5- CS11 LSD	Dot L5- CS10 LSD	Dot L5- CS9 LSD	Dot L5- CS8 LSD	00h	
Dot_lsd17	097h	R			Rese	erved			Dot L5- CS17 LSD	Dot L5- CS16 LSD	00h	
Dot_lsd18	098h	R	Dot L6- CS7 LSD	Dot L6- CS6 LSD	Dot L6- CS5 LSD	Dot L6- CS4 LSD	Dot L6- CS3 LSD	Dot L6- CS2 LSD	Dot L6- CS1 LSD	Dot L6- CS0 LSD	00h	
Dot_lsd19	099h	R	Dot L6- CS15 LSD	Dot L6- CS14 LSD	Dot L6- CS13 LSD	Dot L6- CS12 LSD	Dot L6- CS11 LSD	Dot L6- CS10 LSD	Dot L6- CS9 LSD	Dot L6- CS8 LSD	00h	
Dot_lsd20	09Ah	R			Rese	erved			Dot L6- CS17 LSD	Dot L6- CS16 LSD	00h	
Dot_lsd21	09Bh	R	Dot L7- CS7 LSD	Dot L7-         Dot L7-         Dot L7-         Dot L7-         Dot L7-         Dot L7-						Dot L7- CS0 LSD	00h	
Dot_lsd22	09Ch	R	Dot L7- CS15 LSD	Dot L7-         Dot L7- <t< td=""><td>Dot L7- CS8 LSD</td><td>00h</td></t<>						Dot L7- CS8 LSD	00h	
Dot_lsd23	09Dh	R			Rese	erved			Dot L7- CS17 LSD	Dot L7- CS16 LSD	00h	
LOD_clear	0A7h	W		Rese	erved			LOD	Clear		00h	
LSD_clear	0A8h	W		Rese	erved			LSD_	Clear		00h	
Reset	0A9h	W				Re	eset				00h	
DC0	100h	R/W			LED do	t current se	tting for Dot	L0-CS0			80h	
DC1	101h	R/W			LED do	t current se	tting for Dot	L0-CS1			80h	
DC2	102h	R/W			LED do	t current se	tting for Dot	L0-CS2			80h	
DC3	103h	R/W			LED do	t current se	tting for Dot	L0-CS3			80h	
DC4	104h	R/W			LED do	t current se	tting for Dot	L0-CS4			80h	
DC5	105h	R/W			LED do	t current se	tting for Dot	L0-CS5			80h	
DC6	106h	R/W					tting for Dot				80h	
DC7	107h	R/W			LED do	t current se	tting for Dot	L0-CS7			80h	
DC8	108h	R/W			LED do	t current se	tting for Dot	L0-CS8			80h	
DC9	109h	R/W			LED do	t current se	tting for Dot	L0-CS9			80h	
DC10	10Ah	R/W			LED dot	current set	ting for Dot	L0-CS10			80h	
DC11	10Bh	R/W		LED dot current setting for Dot L0-CS11								
DC12	10Ch	R/W		LED dot current setting for Dot L0-CS12								
DC13	10Dh	R/W		LED dot current setting for Dot L0-CS13								
DC14	10Eh	R/W			LED dot	current set	ting for Dot	L0-CS14			80h	
DC15	10Fh	R/W		LED dot current setting for Dot L0-CS15								
DC16	110h	R/W			LED dot	current set	ting for Dot	L0-CS16			80h	
DC17	111h	R/W			LED dot	current set	ting for Dot	L0-CS17			80h	



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
DC18	112h	R/W		1	LED do	t current set	tting for Dot	L1-CS0			80h
DC19	113h	R/W			LED do	t current set	tting for Dot	L1-CS1			80h
DC20	114h	R/W			LED do	t current set	tting for Dot	L1-CS2			80h
DC21	115h	R/W			LED do	t current set	tting for Dot	L1-CS3			80h
DC22	116h	R/W			LED do	t current set	tting for Dot	L1-CS4			80h
DC23	117h	R/W			LED do	t current set	tting for Dot	L1-CS5			80h
DC24	118h	R/W			LED do	t current set	tting for Dot	L1-CS6			80h
DC25	119h	R/W			LED do	t current set	tting for Dot	L1-CS7			80h
DC26	11Ah	R/W			LED do	t current set	tting for Dot	L1-CS8			80h
DC27	11Bh	R/W			LED do	t current set	tting for Dot	L1-CS9			80h
DC28	11Ch	R/W			LED dot	current set	ting for Dot	L1-CS10			80h
DC29	11Dh	R/W			LED dot	current set	ting for Dot	L1-CS11			80h
DC30	11Eh	R/W			LED dot	current set	ting for Dot	L1-CS12			80h
DC31	11Fh	R/W			LED dot	current set	ting for Dot	L1-CS13			80h
DC32	120h	R/W			LED dot	current set	ting for Dot	L1-CS14			80h
DC33	121h	R/W			LED dot	current set	ting for Dot	L1-CS15			80h
DC34	122h	R/W			LED dot	current set	ting for Dot	L1-CS16			80h
DC35	123h	R/W			LED dot	current set	ting for Dot	L1-CS17			80h
DC36	124h	R/W			LED do	t current set	tting for Dot	L2-CS0			80h
DC37	125h	R/W			LED do	t current set	tting for Dot	L2-CS1			80h
DC38	126h	R/W			LED do	t current set	tting for Dot	L2-CS2			80h
DC39	127h	R/W			LED do	t current set	tting for Dot	L2-CS3			80h
DC40	128h	R/W			LED do	t current set	tting for Dot	L2-CS4			80h
DC41	129h	R/W			LED do	t current set	tting for Dot	L2-CS5			80h
DC42	12Ah	R/W			LED do	t current set	tting for Dot	L2-CS6			80h
DC43	12Bh	R/W			LED do	t current set	tting for Dot	L2-CS7			80h
DC44	12Ch	R/W			LED do	t current set	tting for Dot	L2-CS8			80h
DC45	12Dh	R/W			LED do	t current set	tting for Dot	L2-CS9			80h
DC46	12Eh	R/W			LED dot	current set	ting for Dot	L2-CS10			80h
DC47	12Fh	R/W			LED dot	current set	ting for Dot	L2-CS11			80h
DC48	130h	R/W			LED dot	current set	ting for Dot	L2-CS12			80h
DC49	131h	R/W			LED dot	current set	ting for Dot	L2-CS13			80h
DC50	132h	R/W			LED dot	current set	ting for Dot	L2-CS14			80h
DC51	133h	R/W			LED dot	current set	ting for Dot	L2-CS15			80h
DC52	134h	R/W			LED dot	current set	ting for Dot	L2-CS16			80h
DC53	135h	R/W			LED dot	current set	ting for Dot	L2-CS17			80h
DC54	136h	R/W			LED do	t current set	tting for Dot	L3-CS0			80h
DC55	137h	R/W			LED do	t current set	tting for Dot	L3-CS1			80h
DC56	138h	R/W			LED do	t current set	tting for Dot	L3-CS2			80h
DC57	139h	R/W			LED do	t current set	tting for Dot	L3-CS3			80h
DC58	13Ah	R/W			LED do	t current set	tting for Dot	L3-CS4			80h
DC59	13Bh	R/W			LED do	t current set	tting for Dot	L3-CS5			80h
DC60	13Ch	R/W			LED do	t current set	tting for Dot	L3-CS6			80h
DC61	13Dh	R/W			LED do	t current set	tting for Dot	L3-CS7			80h
DC62	13Eh	R/W			LED do	t current set	tting for Dot	L3-CS8			80h

Copyright © 2023 Texas Instruments Incorporated



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default	
DC63	13Fh	R/W		LED dot current setting for Dot L3-CS9								
DC64	140h	R/W			LED do	ot current se	tting for Dot	L3-CS10			80h	
DC65	141h	R/W			LED do	ot current se	tting for Dot	L3-CS11			80h	
DC66	142h	R/W			LED do	ot current se	tting for Dot	L3-CS12			80h	
DC67	143h	R/W			LED do	ot current se	tting for Dot	L3-CS13			80h	
DC68	144h	R/W			LED do	ot current se	tting for Dot	L3-CS14			80h	
DC69	145h	R/W			LED do	ot current se	tting for Dot	L3-CS15			80h	
DC70	146h	R/W			LED do	ot current se	tting for Dot	L3-CS16			80h	
DC71	147h	R/W			LED do	ot current se	tting for Dot	L3-CS17			80h	
DC72	148h	R/W			LED d	ot current se	etting for Dot	L4-CS0			80h	
DC73	149h	R/W			LED d	ot current se	etting for Dot	L4-CS1			80h	
DC74	14Ah	R/W			LED d	ot current se	etting for Dot	L4-CS2			80h	
DC75	14Bh	R/W			LED d	ot current se	etting for Dot	L4-CS3			80h	
DC76	14Ch	R/W			LED d	ot current se	etting for Dot	L4-CS4			80h	
DC77	14Dh	R/W			LED d	ot current se	etting for Dot	L4-CS5			80h	
DC78	14Eh	R/W			LED d	ot current se	etting for Dot	L4-CS6			80h	
DC79	14Fh	R/W			LED d	ot current se	etting for Dot	L4-CS7			80h	
DC80	150h	R/W			LED d	ot current se	etting for Dot	L4-CS8			80h	
DC81	151h	R/W			LED d	ot current se	etting for Dot	L4-CS9			80h	
DC82	152h	R/W			LED do	ot current se	tting for Dot	L4-CS10			80h	
DC83	153h	R/W			LED do	ot current se	tting for Dot	L4-CS11			80h	
DC84	154h	R/W			LED do	ot current se	tting for Dot	L4-CS12			80h	
DC85	155h	R/W			LED do	ot current se	tting for Dot	L4-CS13			80h	
DC86	156h	R/W			LED do	ot current se	tting for Dot	L4-CS14			80h	
DC87	157h	R/W			LED do	ot current se	tting for Dot	L4-CS15			80h	
DC88	158h	R/W			LED do	ot current se	tting for Dot	L4-CS16			80h	
DC89	159h	R/W			LED do	ot current se	tting for Dot	L4-CS17			80h	
DC90	15Ah	R/W			LED d	ot current se	etting for Dot	L5-CS0			80h	
DC91	15Bh	R/W			LED d	ot current se	etting for Dot	L5-CS1			80h	
DC92	15Ch	R/W			LED d	ot current se	etting for Dot	L5-CS2			80h	
DC93	15Dh	R/W			LED d	ot current se	etting for Dot	L5-CS3			80h	
DC94	15Eh	R/W			LED d	ot current se	etting for Dot	L5-CS4			80h	
DC95	15Fh	R/W				ot current se	-				80h	
DC96	160h	R/W			LED d	ot current se	etting for Dot	L5-CS6			80h	
DC97	161h	R/W				ot current se	•				80h	
DC98	162h	R/W				ot current se	-				80h	
DC99	163h	R/W				ot current se	-				80h	
DC100	164h	R/W				ot current se	•				80h	
DC101	165h	R/W				ot current se					80h	
DC102	166h	R/W				ot current se	-				80h	
DC103	167h	R/W				ot current se	•				80h	
DC104	168h	R/W				ot current se	-				80h	
DC105	169h	R/W				ot current se					80h	
DC106	16Ah	R/W				ot current se	-				80h	
DC107	16Bh	R/W			LED do	ot current se	tting for Dot	L5-CS17			80h	



Register Acronym	Address	Туре	D7	D6	D5	1	D4	D3	D2	D1	D0	Default
DC108	16Ch	R/W			LE	ED dot	current se	tting for Dot	L6-CS0	-		80h
DC109	16Dh	R/W			LE	ED dot	current se	tting for Dot	L6-CS1			80h
DC110	16Eh	R/W			LE	ED dot	current se	tting for Dot	L6-CS2			80h
DC111	16Fh	R/W			LE	ED dot	current se	tting for Dot	L6-CS3			80h
DC112	170h	R/W			LE	ED dot	current se	tting for Dot	L6-CS4			80h
DC113	171h	R/W			LE	ED dot	current se	tting for Dot	L6-CS5			80h
DC114	172h	R/W			LE	ED dot	current se	tting for Dot	L6-CS6			80h
DC115	173h	R/W			LE	ED dot	current se	tting for Dot	L6-CS7			80h
DC116	174h	R/W			LE	ED dot	current se	tting for Dot	L6-CS8			80h
DC117	175h	R/W			LE	ED dot	current se	tting for Dot	L6-CS9			80h
DC118	176h	R/W			LE	D dot o	current set	ting for Dot	L6-CS10			80h
DC119	177h	R/W			LE	D dot o	current set	ting for Dot	L6-CS11			80h
DC120	178h	R/W			LE	D dot o	current set	ting for Dot	L6-CS12			80h
DC121	179h	R/W			LE	D dot o	current set	ting for Dot	L6-CS13			80h
DC122	17Ah	R/W			LE	D dot o	current set	ting for Dot	L6-CS14			80h
DC123	17Bh	R/W			LE	D dot o	current set	ting for Dot	L6-CS15			80h
DC124	17Ch	R/W			LE	D dot o	current set	ting for Dot	L6-CS16			80h
DC125	17Dh	R/W			LE	D dot o	current set	ting for Dot	L6-CS17			80h
DC126	17Eh	R/W			LE	ED dot	current se	tting for Dot	L7-CS0			80h
DC127	17Fh	R/W			LE	ED dot	current se	tting for Dot	L7-CS1			80h
DC128	180h	R/W			LE	ED dot	current se	tting for Dot	L7-CS2			80h
DC129	181h	R/W			LE	ED dot	current se	tting for Dot	L7-CS3			80h
DC130	182h	R/W			LE	ED dot	current se	tting for Dot	L7-CS4			80h
DC131	183h	R/W			LE	ED dot	current se	tting for Dot	L7-CS5			80h
DC132	184h	R/W			LE	ED dot	current se	tting for Dot	L7-CS6			80h
DC133	185h	R/W			LE	ED dot	current se	tting for Dot	L7-CS7			80h
DC134	186h	R/W			LE	ED dot	current se	tting for Dot	L7-CS8			80h
DC135	187h	R/W			LE	ED dot	current se	tting for Dot	L7-CS9			80h
DC136	188h	R/W			LE	D dot o	current set	ting for Dot	L7-CS10			80h
DC137	189h	R/W			LE	D dot o	current set	ting for Dot	L7-CS11			80h
DC138	18Ah	R/W			LE	D dot o	current set	ting for Dot	L7-CS12			80h
DC139	18Bh	R/W			LE	D dot o	current set	ting for Dot	L7-CS13			80h
DC140	18Ch	R/W			LE	D dot o	current set	ting for Dot	L7-CS14			80h
DC141	18Dh	R/W			LE	D dot o	current set	ting for Dot	L7-CS15			80h
DC142	18Eh	R/W			LE	D dot c	current set	ting for Dot	L7-CS16			80h
DC143	18Fh	R/W			LE	D dot o	current set	ting for Dot	L7-CS17			80h
pwm_bri0	200h	R/W	8-b	oits PWM	1 for Dot L	0-CS0 (	OR 16-bits	PWM lowe	r 8 bits [7:0	] for Dot L0	-CS0	00h
pwm_bri1	201h	R/W						PWM highe	-			00h
pwm_bri2	202h	R/W						S PWM lowe				00h
pwm_bri3	203h	R/W						PWM highe	-	-		00h
pwm_bri4	204h	R/W						PWM lowe	-	•		00h
pwm_bri5	205h	R/W						PWM highe		-		00h
pwm_bri6	206h	R/W						s PWM lowe	-	-		00h
pwm_bri7	207h	R/W						PWM highe	-	-		00h
pwm_bri8	208h	R/W	8-b	oits PWM	1 for Dot L	0-CS8 (	OR 16-bits	s PWM lowe	r 8 bits [7:0	] for Dot L0	-CS4	00h

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback 35



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri9	209h	R/W	8-bits	BOWM for I	Dot L0-CS9	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L0	-CS4	00h
pwm_bri10	20Ah	R/W	8-bit	s PWM for	Dot L0-CS1	0 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L0-	CS5	00h
pwm_bri11	20Bh	R/W	8-bits	PWM for D	Oot L0-CS11	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L(	)-CS5	00h
pwm_bri12	20Ch	R/W	8-bit	s PWM for	Dot L0-CS1	2 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L0-	CS6	00h
pwm_bri13	20Dh	R/W	8-bits	PWM for D	ot L0-CS13	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L(	)-CS6	00h
pwm_bri14	20Eh	R/W	8-bit	s PWM for	Dot L0-CS1	4 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L0-	CS7	00h
pwm_bri15	20Fh	R/W	8-bits	PWM for D	ot L0-CS15	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L(	)-CS7	00h
pwm_bri16	210h	R/W	8-bit	s PWM for	Dot L0-CS1	6 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L0-	CS8	00h
pwm_bri17	211h	R/W	8-bits	PWM for D	ot L0-CS17	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L(	)-CS8	00h
pwm_bri18	212h	R/W	8-bi	ts PWM for	Dot L1-CS	OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L0-	CS9	00h
pwm_bri19	213h	R/W	8-bits	PWM for I	Dot L1-CS1	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L0	-CS9	00h
pwm_bri20	214h	R/W	8-bit	s PWM for	Dot L1-CS2	OR 16-bits	PWM lower	8 bits [7:0]	for Dot L0-C	CS10	00h
pwm_bri21	215h	R/W	8-bits	PWM for D	ot L1-CS3	OR 16-bits F	PWM higher	8 bits [15:8	] for Dot L0-	CS10	00h
pwm_bri22	216h	R/W					PWM lower				00h
pwm_bri23	217h	R/W	8-bits	PWM for D	ot L1-CS5	OR 16-bits F	PWM higher	8 bits [15:8	] for Dot L0-	CS11	00h
pwm_bri24	218h	R/W	8-bit	s PWM for	Dot L1-CS6	OR 16-bits	PWM lower	8 bits [7:0]	for Dot L0-C	S12	00h
pwm_bri25	219h	R/W	8-bits	PWM for D	ot L1-CS7	OR 16-bits F	PWM higher	8 bits [15:8	] for Dot L0-	CS12	00h
pwm_bri26	21Ah	R/W	8-bit	s PWM for	Dot L1-CS8	OR 16-bits	PWM lower	8 bits [7:0]	for Dot L0-C	S13	00h
pwm_bri27	21Bh	R/W	8-bits	PWM for D	ot L1-CS9	OR 16-bits F	PWM higher	8 bits [15:8	] for Dot L0-	CS13	00h
pwm_bri28	21Ch	R/W	8-bits	PWM for E	Dot L1-CS10	OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L0-	CS14	00h
pwm_bri29	21Dh	R/W	8-bits	PWM for D	ot L1-CS11	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L0	-CS14	00h
pwm_bri30	21Eh	R/W	8-bits	PWM for E	Dot L1-CS12	2 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L0-	CS15	00h
pwm_bri31	21Fh	R/W	8-bits	PWM for D	ot L1-CS13	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L0	-CS15	00h
pwm_bri32	220h	R/W	8-bits	PWM for E	Dot L1-CS14	1 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L0-	CS16	00h
pwm_bri33	221h	R/W	8-bits	PWM for D	ot L1-CS15	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L0	-CS16	00h
pwm_bri34	222h	R/W	8-bits	PWM for E	Dot L1-CS16	6 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L0-	CS17	00h
pwm_bri35	223h	R/W	8-bits	PWM for D	ot L1-CS17	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L0	-CS17	00h
pwm_bri36	224h	R/W	8-bi	ts PWM for	Dot L2-CS	OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L1-	CS0	00h
pwm_bri37	225h	R/W	8-bits	BOWM for I	Dot L2-CS1	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L1	-CS0	00h
pwm_bri38	226h	R/W	8-bi	ts PWM for	Dot L2-CS2	2 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L1-	CS1	00h
pwm_bri39	227h	R/W	8-bits	PWM for I	Dot L2-CS3	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L1	-CS1	00h
pwm_bri40	228h	R/W	8-bi	ts PWM for	Dot L2-CS4	1 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L1-	CS2	00h
pwm_bri41	229h	R/W	8-bits	PWM for I	Dot L2-CS5	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L1	-CS2	00h
pwm_bri42	22Ah	R/W	8-bi	ts PWM for	Dot L2-CS6	6 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L1-	CS3	00h
pwm_bri43	22Bh	R/W	8-bits	BOWM for I	Dot L2-CS7	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L1	-CS3	00h
pwm_bri44	22Ch	R/W	8-bi	ts PWM for	Dot L2-CS8	3 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L1-	CS4	00h
pwm_bri45	22Dh	R/W	8-bits	PWM for I	Dot L2-CS9	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L1	-CS4	00h
pwm_bri46	22Eh	R/W	8-bit	s PWM for	Dot L2-CS1	0 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L1-	CS5	00h
pwm_bri47	22Fh	R/W	8-bits	PWM for D	Oot L2-CS11	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L1	-CS5	00h
pwm_bri48	230h	R/W	8-bit	s PWM for	Dot L2-CS1	2 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L1-	CS6	00h
pwm_bri49	231h	R/W	8-bits	PWM for D	ot L2-CS13	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L	I-CS6	00h
pwm_bri50	232h	R/W	8-bit	s PWM for	Dot L2-CS1	4 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L1-	CS7	00h
pwm_bri51	233h	R/W	8-bits	PWM for D	ot L2-CS15	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L	I-CS7	00h
pwm_bri52	234h	R/W	8-bit	s PWM for	Dot L2-CS1	6 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L1-	CS8	00h
pwm_bri53	235h	R/W	8-bits	PWM for D	ot L2-CS17	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L	I-CS8	00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri54	236h	R/W	8-bi	ts PWM for	Dot L3-CS	60 OR 16-bit	s PWM lowe	r 8 bits [7:0]	for Dot L1-	-CS9	00h
pwm_bri55	237h	R/W	8-bits	PWM for I	Dot L3-CS	1 OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L	1-CS9	00h
pwm_bri56	238h	R/W	8-bit	s PWM for	Dot L3-CS	2 OR 16-bits	PWM lower	8 bits [7:0]	for Dot L1-	CS10	00h
pwm_bri57	239h	R/W	8-bits	PWM for D	ot L3-CS3	OR 16-bits	PWM higher	8 bits [15:8	] for Dot L1	-CS10	00h
pwm_bri58	23Ah	R/W	8-bit	s PWM for	Dot L3-CS	4 OR 16-bits	PWM lower	8 bits [7:0]	for Dot L1-	CS11	00h
pwm_bri59	23Bh	R/W					PWM higher	•	•		00h
pwm_bri60	23Ch	R/W					PWM lower				00h
pwm_bri61	23Dh	R/W					PWM higher	•	•		00h
pwm_bri62	23Eh	R/W					PWM lower				00h
pwm_bri63	23Fh	R/W					PWM higher	•			00h
pwm_bri64	240h	R/W					s PWM lowe				00h
pwm_bri65	241h	R/W					PWM highe	•			00h
pwm_bri66	242h	R/W					s PWM lowe				00h
pwm_bri67	243h	R/W					PWM highe	_	-		00h
pwm_bri68	244h	R/W					s PWM lowe				00h
pwm_bri69	245h	R/W R/W					PWM highe	•			00h
pwm_bri70	246h 247h	R/W					s PWM lowe				00h
pwm_bri71	247h 248h	R/W					PWM highe	•			00h 00h
pwm_bri72 pwm_bri73	2481 249h	R/W					PWM highe				00h
pwm_bri74	2491 24Ah	R/W					s PWM lowe	•			00h
pwm_bri75	24An 24Bh	R/W					PWM highe				00h
pwm_bri76	24Dh 24Ch	R/W					s PWM lowe	•			00h
pwm_bri77	240h	R/W					PWM highe				00h
pwm_bri78	24Eh	R/W					s PWM lowe	•			00h
pwm_bri79	24Fh	R/W					PWM highe				00h
pwm_bri80	250h	R/W					s PWM lowe	•	-		00h
pwm_bri81	251h	R/W					PWM highe				00h
pwm bri82	252h	R/W					ts PWM lowe	•			00h
pwm bri83	253h	R/W					PWM highe	•			00h
pwm_bri84	254h	R/W					ts PWM lowe	•			00h
pwm_bri85	255h	R/W					PWM highe				00h
pwm_bri86	256h	R/W					ts PWM lowe	-	-		00h
pwm_bri87	257h	R/W					s PWM highe	-	-		00h
pwm_bri88	258h	R/W	8-bit	s PWM for	Dot L4-CS	16 OR 16-bi	ts PWM lowe	er 8 bits [7:0	] for Dot L2	2-CS8	00h
pwm_bri89	259h	R/W					s PWM highe	-	-		00h
pwm_bri90	25Ah	R/W					s PWM lowe	-	-		00h
pwm_bri91	25Bh	R/W	8-bits	PWM for I	Dot L5-CS	I OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L2	2-CS9	00h
pwm_bri92	25Ch	R/W	8-bit	s PWM for	Dot L5-CS	2 OR 16-bits	PWM lower	8 bits [7:0]	for Dot L2-	CS10	00h
pwm_bri93	25Dh	R/W	8-bits	PWM for D	ot L5-CS3	OR 16-bits	PWM higher	8 bits [15:8	] for Dot L2	-CS10	00h
pwm_bri94	25Eh	R/W	8-bit	s PWM for	Dot L5-CS	4 OR 16-bits	PWM lower	8 bits [7:0]	for Dot L2-	CS11	00h
pwm_bri95	25Fh	R/W	8-bits	PWM for D	ot L5-CS5	OR 16-bits	PWM higher	8 bits [15:8	] for Dot L2	-CS11	00h
pwm_bri96	260h	R/W	8-bit	s PWM for	Dot L5-CS	6 OR 16-bits	PWM lower	8 bits [7:0]	for Dot L2-	CS12	00h
pwm_bri97	261h	R/W	8-bits	PWM for D	ot L5-CS7	OR 16-bits	PWM higher	8 bits [15:8	] for Dot L2	-CS12	00h
pwm_bri98	262h	R/W	8-bit	s PWM for	Dot L5-CS	8 OR 16-bits	PWM lower	8 bits [7:0]	for Dot L2-	CS13	00h

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback 37



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri99	263h	R/W	8-bits	PWM for [	Dot L5-CS9	OR 16-bits F	PWM higher	8 bits [15:8	] for Dot L2-	CS13	00h
pwm_bri100	264h	R/W	8-bits	PWM for I	Dot L5-CS1	OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L2-	CS14	00h
pwm_bri101	265h	R/W	8-bits	PWM for D	ot L5-CS11	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L2	-CS14	00h
pwm_bri102	266h	R/W	8-bits	PWM for I	Dot L5-CS12	2 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L2-	CS15	00h
pwm_bri103	267h	R/W	8-bits	PWM for D	ot L5-CS13	OR 16-bits	PWM highe	r 8 bits [15:8	8] for Dot L2	-CS15	00h
pwm_bri104	268h	R/W	8-bits	PWM for I	Dot L5-CS14	4 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L2-	CS16	00h
pwm_bri105	269h	R/W	8-bits	PWM for D	ot L5-CS15	OR 16-bits	PWM highe	r 8 bits [15:8	8] for Dot L2	-CS16	00h
pwm_bri106	26Ah	R/W	8-bits	PWM for I	Dot L5-CS16	6 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L2-	CS17	00h
pwm_bri107	26Bh	R/W	8-bits	PWM for D	ot L5-CS17	OR 16-bits	PWM highe	r 8 bits [15:8	8] for Dot L2	-CS17	00h
pwm_bri108	26Ch	R/W	8-bi	ts PWM for	Dot L6-CS	OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L3-	CS0	00h
pwm_bri109	26Dh	R/W	8-bits	PWM for	Dot L6-CS1	OR 16-bits	PWM highe	r 8 bits [15:8	8] for Dot L3	-CS0	00h
pwm_bri110	26Eh	R/W	8-bi	ts PWM for	Dot L6-CS2	2 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L3-	CS1	00h
pwm_bri111	26Fh	R/W	8-bits	PWM for	Dot L6-CS3	OR 16-bits	PWM highe	r 8 bits [15:8	8] for Dot L3	-CS1	00h
pwm_bri112	270h	R/W			Dot L6-CS4			• •			00h
pwm_bri113	271h	R/W	8-bits	B PWM for	Dot L6-CS5	OR 16-bits	PWM highe	r 8 bits [15:8	B] for Dot L3	-CS2	00h
pwm_bri114	272h	R/W	8-bi	ts PWM for	Dot L6-CS	6 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L3-	CS3	00h
pwm_bri115	273h	R/W	8-bits	PWM for	Dot L6-CS7	OR 16-bits	PWM highe	r 8 bits [15:8	8] for Dot L3	-CS3	00h
pwm_bri116	274h	R/W	8-bi	ts PWM for	Dot L6-CS8	3 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L3-	CS4	00h
pwm_bri117	275h	R/W	8-bits	PWM for	Dot L6-CS9	OR 16-bits	PWM highe	r 8 bits [15:8	8] for Dot L3	-CS4	00h
pwm_bri118	276h	R/W	8-bit	s PWM for	Dot L6-CS1	0 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L3-	-CS5	00h
pwm_bri119	277h	R/W	8-bits	PWM for [	Dot L6-CS11	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L3	3-CS5	00h
pwm_bri120	278h	R/W	8-bit	s PWM for	Dot L6-CS1	2 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L3-	-CS6	00h
pwm_bri121	279h	R/W	8-bits	PWM for [	Dot L6-CS13	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L3	3-CS6	00h
pwm_bri122	27Ah	R/W	8-bit	s PWM for	Dot L6-CS1	4 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L3-	-CS7	00h
pwm_bri123	27Bh	R/W	8-bits	PWM for [	Dot L6-CS15	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L3	3-CS7	00h
pwm_bri124	27Ch	R/W	8-bit	s PWM for	Dot L6-CS1	6 OR 16-bit	s PWM lowe	er 8 bits [7:0	] for Dot L3-	-CS8	00h
pwm_bri125	27Dh	R/W	8-bits	PWM for [	Dot L6-CS17	OR 16-bits	PWM highe	er 8 bits [15:	8] for Dot L3	3-CS8	00h
pwm_bri126	27Eh	R/W	8-bi	ts PWM for	Dot L7-CS	OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L3-	CS9	00h
pwm_bri127	27Fh	R/W	8-bits	B PWM for	Dot L7-CS1	OR 16-bits	PWM highe	r 8 bits [15:8	8] for Dot L3	-CS9	00h
pwm_bri128	280h	R/W	8-bit	s PWM for	Dot L7-CS2	OR 16-bits	PWM lower	8 bits [7:0]	for Dot L3-C	CS10	00h
pwm_bri129	281h	R/W	8-bits	PWM for [	Dot L7-CS3	OR 16-bits F	PWM higher	8 bits [15:8	] for Dot L3-	CS10	00h
pwm_bri130	282h	R/W	8-bit	s PWM for	Dot L7-CS4	OR 16-bits	PWM lower	8 bits [7:0]	for Dot L3-0	CS11	00h
pwm_bri131	283h	R/W	8-bits	PWM for [	Dot L7-CS5	OR 16-bits I	PWM higher	8 bits [15:8	] for Dot L3-	CS11	00h
pwm_bri132	284h	R/W	8-bit	s PWM for	Dot L7-CS6	OR 16-bits	PWM lower	8 bits [7:0]	for Dot L3-C	CS12	00h
pwm_bri133	285h	R/W	8-bits	PWM for D	Dot L7-CS7	OR 16-bits F	PWM higher	8 bits [15:8	] for Dot L3-	CS12	00h
pwm_bri134	286h	R/W	8-bit	s PWM for	Dot L7-CS8	OR 16-bits	PWM lower	8 bits [7:0]	for Dot L3-C	CS13	00h
pwm_bri135	287h	R/W	8-bits	PWM for D	Dot L7-CS9	OR 16-bits F	PWM higher	8 bits [15:8	] for Dot L3-	CS13	00h
pwm_bri136	288h	R/W	8-bits	PWM for I	Dot L7-CS10	OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L3-	CS14	00h
pwm_bri137	289h	R/W	8-bits	PWM for D	ot L7-CS11	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L3	-CS14	00h
pwm_bri138	28Ah	R/W	8-bits	PWM for I	Dot L7-CS12	2 OR 16-bits	PWM lowe	r 8 bits [7:0]	for Dot L3-	CS15	00h
pwm_bri139	28Bh	R/W	8-bits	PWM for D	ot L7-CS13	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L3	-CS15	00h
pwm_bri140	28Ch	R/W	8-bits	PWM for I	Dot L7-CS14	4 OR 16-bits	B PWM lowe	r 8 bits [7:0]	for Dot L3-	CS16	00h
pwm_bri141	28Dh	R/W	8-bits	PWM for D	ot L7-CS15	OR 16-bits	PWM highe	r 8 bits [15:8	3] for Dot L3	-CS16	00h
pwm_bri142	28Eh	R/W	8-bits	PWM for I	Dot L7-CS16	6 OR 16-bits	B PWM lowe	r 8 bits [7:0]	for Dot L3-	CS17	00h
pwm_bri143	28Fh	R/W	8-bits	PWM for D	ot L7-CS17	OR 16-bits	PWM highe	r 8 bits [15:8	B] for Dot L3	-CS17	00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri144	290h	R/W			16-bits F	WM lower 8	3 bits [7:0] for	r Dot L4-CS	0		00h
pwm_bri145	291h	R/W			16-bits P\	VM higher 8	3 bits [15:8] fo	or Dot L4-CS	SO		00h
pwm_bri146	292h	R/W			16-bits P	WM lower 8	8 bits [7:0] fo	r Dot L4-CS	1		00h
pwm_bri147	293h	R/W			16-bits P\	VM higher 8	3 bits [15:8] fo	or Dot L4-CS	61		00h
pwm_bri148	294h	R/W			16-bits P	WM lower 8	3 bits [7:0] fo	r Dot L4-CS	2		00h
pwm_bri149	295h	R/W			16-bits P\	VM higher 8	3 bits [15:8] fo	or Dot L4-CS	52		00h
pwm_bri150	296h	R/W			16-bits P	WM lower 8	8 bits [7:0] fo	r Dot L4-CS	3		00h
pwm_bri151	297h	R/W			16-bits P\	VM higher 8	8 bits [15:8] fo	or Dot L4-CS	63		00h
pwm_bri152	298h	R/W			16-bits P	WM lower 8	3 bits [7:0] for	r Dot L4-CS	4		00h
pwm_bri153	299h	R/W				0	3 bits [15:8] fo				00h
pwm_bri154	29Ah	R/W					3 bits [7:0] for				00h
pwm_bri155	29Bh	R/W				0	3 bits [15:8] fo				00h
pwm_bri156	29Ch	R/W					B bits [7:0] for				00h
pwm_bri157	29Dh	R/W				-	8 bits [15:8] fo				00h
pwm_bri158	29Eh	R/W			16-bits P	WM lower 8	3 bits [7:0] for	r Dot L4-CS	7		00h
pwm_bri159	29Fh	R/W				0	3 bits [15:8] fo				00h
pwm_bri160	2A0h	R/W					3 bits [7:0] for				00h
pwm_bri161	2A1h	R/W				v	3 bits [15:8] fo				00h
pwm_bri162	2A2h	R/W					3 bits [7:0] for				00h
pwm_bri163	2A3h	R/W					8 bits [15:8] fo				00h
pwm_bri164	2A4h	R/W					bits [7:0] for				00h
pwm_bri165	2A5h	R/W				0	bits [15:8] fo				00h
pwm_bri166	2A6h	R/W			16-bits P	WM lower 8	bits [7:0] for	Dot L4-CS1	1		00h
pwm_bri167	2A7h	R/W				-	bits [15:8] fo				00h
pwm_bri168	2A8h	R/W					bits [7:0] for				00h
pwm_bri169	2A9h	R/W			16-bits PV	/M higher 8	bits [15:8] fo	r Dot L4-CS	12		00h
pwm_bri170	2AAh	R/W					bits [7:0] for				00h
pwm_bri171	2ABh	R/W				0	bits [15:8] fo				00h
pwm_bri172	2ACh	R/W					bits [7:0] for				00h
pwm_bri173	2ADh	R/W				0	bits [15:8] fo				00h
pwm_bri174	2AEh	R/W					bits [7:0] for				00h
pwm_bri175	2AFh	R/W				0	bits [15:8] fo				00h
pwm_bri176	2B0h	R/W					bits [7:0] for				00h
pwm_bri177	2B1h	R/W				0	bits [15:8] fo				00h
pwm_bri178	2B2h	R/W					bits [7:0] for				00h
pwm_bri179	2B3h	R/W				0	bits [15:8] fo				00h
pwm_bri180	2B4h	R/W					3 bits [7:0] for				00h
pwm_bri181	2B5h	R/W				-	3 bits [15:8] fo				00h
pwm_bri182	2B6h	R/W					B bits [7:0] for				00h
pwm_bri183	2B7h	R/W					3 bits [15:8] fo				00h
pwm_bri184	2B8h	R/W					3 bits [7:0] for				00h
pwm_bri185	2B9h	R/W				-	3 bits [15:8] fo				00h
pwm_bri186	2BAh	R/W					3 bits [7:0] for				00h
pwm_bri187	2BBh	R/W				•	3 bits [15:8] fo				00h
pwm_bri188	2BCh	R/W			16-bits P	WM lower 8	3 bits [7:0] fo	r Dot L5-CS4	4		00h

Copyright © 2023 Texas Instruments Incorporated



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri189	2BDh	R/W			16-bits PWN	/ higher 8 b	its [15:8] for	Dot L5-CS	4		00h
pwm_bri190	2BEh	R/W			16-bits PW	M lower 8 b	oits [7:0] for	Dot L5-CS5			00h
pwm_bri191	2BFh	R/W			16-bits PWM	1 higher 8 b	its [15:8] for	Dot L5-CS	5		00h
pwm_bri192	2C0h	R/W			16-bits PW	M lower 8 b	oits [7:0] for	Dot L5-CS6			00h
pwm_bri193	2C1h	R/W			16-bits PWN	/I higher 8 b	oits [15:8] for	Dot L5-CS	6		00h
pwm_bri194	2C2h	R/W			16-bits PW	M lower 8 b	oits [7:0] for l	Dot L5-CS7			00h
pwm_bri195	2C3h	R/W			16-bits PWN	/I higher 8 b	oits [15:8] for	Dot L5-CS	7		00h
pwm_bri196	2C4h	R/W			16-bits PW	M lower 8 b	oits [7:0] for	Dot L5-CS8			00h
pwm_bri197	2C5h	R/W			16-bits PWN	/I higher 8 b	oits [15:8] for	Dot L5-CS	8		00h
pwm_bri198	2C6h	R/W			16-bits PW	M lower 8 b	oits [7:0] for	Dot L5-CS9	1		00h
pwm_bri199	2C7h	R/W			16-bits PWN	1 higher 8 b	oits [15:8] for	Dot L5-CS	9		00h
pwm_bri200	2C8h	R/W			16-bits PW	V lower 8 b	its [7:0] for E	Dot L5-CS10	)		00h
pwm_bri201	2C9h	R/W			16-bits PWM	higher 8 bi	ts [15:8] for	Dot L5-CS1	10		00h
pwm_bri202	2CAh	R/W			16-bits PW	M lower 8 b	its [7:0] for [	Dot L5-CS11	1		00h
pwm_bri203	2CBh	R/W			16-bits PWM	l higher 8 bi	its [15:8] for	Dot L5-CS1	11		00h
pwm_bri204	2CCh	R/W			16-bits PW	V lower 8 b	its [7:0] for E	Dot L5-CS12	2		00h
pwm_bri205	2CDh	R/W			16-bits PWM	higher 8 bi	ts [15:8] for	Dot L5-CS1	12		00h
pwm_bri206	2CEh	R/W			16-bits PW	M lower 8 bi	its [7:0] for E	Dot L5-CS13	3		00h
pwm_bri207	2CFh	R/W			16-bits PWM	higher 8 bi	ts [15:8] for	Dot L5-CS1	13		00h
pwm_bri208	2D0h	R/W			16-bits PW	M lower 8 b	its [7:0] for E	Dot L5-CS14	1		00h
pwm_bri209	2D1h	R/W			16-bits PWM	higher 8 bi	ts [15:8] for	Dot L5-CS1	14		00h
pwm_bri210	2D2h	R/W			16-bits PW	M lower 8 b	its [7:0] for E	Dot L5-CS1	5		00h
pwm_bri211	2D3h	R/W			16-bits PWM	higher 8 bi	ts [15:8] for	Dot L5-CS1	15		00h
pwm_bri212	2D4h	R/W			16-bits PW	M lower 8 b	its [7:0] for E	Dot L5-CS16	5		00h
pwm_bri213	2D5h	R/W			16-bits PWM	higher 8 bi	ts [15:8] for	Dot L5-CS1	16		00h
pwm_bri214	2D6h	R/W			16-bits PW	M lower 8 b	its [7:0] for E	Dot L5-CS17	7		00h
pwm_bri215	2D7h	R/W			16-bits PWM	higher 8 bi	ts [15:8] for	Dot L5-CS1	17		00h
pwm_bri216	2D8h	R/W					oits [7:0] for				00h
pwm_bri217	2D9h	R/W			16-bits PWN	0					00h
pwm_bri218	2DAh	R/W					oits [7:0] for				00h
pwm_bri219	2DBh	R/W			16-bits PWN	0					00h
pwm_bri220	2DCh	R/W					oits [7:0] for				00h
pwm_bri221	2DDh	R/W			16-bits PWN	-					00h
pwm_bri222	2DEh	R/W					oits [7:0] for				00h
pwm_bri223	2DFh	R/W			16-bits PWN	-					00h
pwm_bri224	2E0h	R/W					oits [7:0] for				00h
pwm_bri225	2E1h	R/W			16-bits PWN	0					00h
pwm_bri226	2E2h	R/W					oits [7:0] for				00h
pwm_bri227	2E3h	R/W			16-bits PWN	-					00h
pwm_bri228	2E4h	R/W					oits [7:0] for				00h
pwm_bri229	2E5h	R/W			16-bits PWN	•					00h
pwm_bri230	2E6h	R/W					oits [7:0] for				00h
pwm_bri231	2E7h	R/W			16-bits PWN	-					00h
pwm_bri232	2E8h	R/W					oits [7:0] for				00h
pwm_bri233	2E9h	R/W			16-bits PWN	/I higher 8 b	otts [15:8] for	Dot L6-CS	8		00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri234	2EAh	R/W			16-bits P	WM lower	3 bits [7:0] fo	r Dot L6-CS	9		00h
pwm_bri235	2EBh	R/W			16-bits PV	VM higher 8	3 bits [15:8] f	or Dot L6-C	S9		00h
pwm_bri236	2ECh	R/W			16-bits P	WM lower 8	bits [7:0] for	Dot L6-CS	10		00h
pwm_bri237	2EDh	R/W			16-bits PW	VM higher 8	bits [15:8] fo	or Dot L6-CS	\$10		00h
pwm_bri238	2EEh	R/W			16-bits P	WM lower 8	bits [7:0] for	Dot L6-CS	11		00h
pwm_bri239	2EFh	R/W			16-bits PV	VM higher 8	bits [15:8] fo	or Dot L6-CS	511		00h
pwm_bri240	2F0h	R/W					bits [7:0] for				00h
pwm_bri241	2F1h	R/W					bits [15:8] fo				00h
pwm_bri242	2F2h	R/W					bits [7:0] for				00h
pwm_bri243	2F3h	R/W					bits [15:8] fo				00h
pwm_bri244	2F4h	R/W					bits [7:0] for				00h
pwm_bri245	2F5h	R/W				0	bits [15:8] fo				00h
pwm_bri246	2F6h	R/W					bits [7:0] for				00h
pwm_bri247	2F7h	R/W			16-bits PV	VM higher 8	bits [15:8] fo	or Dot L6-CS	515		00h
pwm_bri248	2F8h	R/W					bits [7:0] for				00h
pwm_bri249	2F9h	R/W				0	bits [15:8] fo				00h
pwm_bri250	2FAh	R/W			16-bits P	WM lower 8	bits [7:0] for	Dot L6-CS	17		00h
pwm_bri251	2FBh	R/W				0	bits [15:8] fo				00h
pwm_bri252	2FCh	R/W			16-bits P	WM lower	3 bits [7:0] fo	r Dot L7-CS	0		00h
pwm_bri253	2FDh	R/W			16-bits PV	VM higher 8	3 bits [15:8] f	or Dot L7-C	S0		00h
pwm_bri254	2FEh	R/W			16-bits P	WM lower	3 bits [7:0] fo	r Dot L7-CS	1		00h
pwm_bri255	2FFh	R/W			16-bits PV	VM higher 8	3 bits [15:8] f	or Dot L7-C	S1		00h
pwm_bri256	300h	R/W			16-bits P	WM lower	8 bits [7:0] fo	r Dot L7-CS	2		00h
pwm_bri257	301h	R/W			16-bits PV	VM higher 8	3 bits [15:8] f	or Dot L7-C	S2		00h
pwm_bri258	302h	R/W			16-bits P	WM lower	3 bits [7:0] fo	r Dot L7-CS	3		00h
pwm_bri259	303h	R/W			16-bits PV	VM higher 8	3 bits [15:8] f	or Dot L7-C	S3		00h
pwm_bri260	304h	R/W			16-bits P	WM lower	8 bits [7:0] fo	r Dot L7-CS	4		00h
pwm_bri261	305h	R/W			16-bits PV	VM higher 8	3 bits [15:8] f	or Dot L7-C	S4		00h
pwm_bri262	306h	R/W			16-bits P	WM lower	3 bits [7:0] fo	r Dot L7-CS	5		00h
pwm_bri263	307h	R/W			16-bits PV	VM higher 8	3 bits [15:8] f	or Dot L7-C	S5		00h
pwm_bri264	308h	R/W			16-bits P	WM lower	3 bits [7:0] fo	r Dot L7-CS	6		00h
pwm_bri265	309h	R/W					3 bits [15:8] f				00h
pwm_bri266	30Ah	R/W			16-bits P	WM lower	3 bits [7:0] fo	r Dot L7-CS	7		00h
pwm_bri267	30Bh	R/W			16-bits PV	VM higher 8	3 bits [15:8] f	or Dot L7-C	S7		00h
pwm_bri268	30Ch	R/W			16-bits P	WM lower	3 bits [7:0] fo	r Dot L7-CS	8		00h
pwm_bri269	30Dh	R/W			16-bits PV	VM higher 8	3 bits [15:8] f	or Dot L7-C	S8		00h
pwm_bri270	30Eh	R/W			16-bits P	WM lower	3 bits [7:0] fo	r Dot L7-CS	9		00h
pwm_bri271	30Fh	R/W			16-bits PV	VM higher 8	3 bits [15:8] f	or Dot L7-C	S9		00h
pwm_bri272	310h	R/W			16-bits P	WM lower 8	bits [7:0] for	Dot L7-CS	10		00h
pwm_bri273	311h	R/W			16-bits PW	VM higher 8	bits [15:8] fo	or Dot L7-CS	510		00h
pwm_bri274	312h	R/W			16-bits P	WM lower 8	bits [7:0] for	Dot L7-CS	11		00h
pwm_bri275	313h	R/W			16-bits PV	VM higher 8	bits [15:8] fo	or Dot L7-CS	611		00h
pwm_bri276	314h	R/W			16-bits P	WM lower 8	bits [7:0] for	Dot L7-CS	12		00h
pwm_bri277	315h	R/W			16-bits PW	VM higher 8	bits [15:8] fo	or Dot L7-CS	512		00h
pwm_bri278	316h	R/W			16-bits P	WM lower 8	bits [7:0] for	Dot L7-CS	13		00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default			
pwm_bri279	317h	R/W		16-bits PWM higher 8 bits [15:8] for Dot L7-CS13										
pwm_bri280	318h	R/W		16-bits PWM lower 8 bits [7:0] for Dot L7-CS14										
pwm_bri281	319h	R/W		16-bits PWM higher 8 bits [15:8] for Dot L7-CS14										
pwm_bri282	31Ah	R/W		16-bits PWM lower 8 bits [7:0] for Dot L7-CS15										
pwm_bri283	31Bh	R/W			16-bits PV	VM higher 8	bits [15:8]	for Dot L7-0	CS15		00h			
pwm_bri284	31Ch	R/W			16-bits P	WM lower 8	bits [7:0]	for Dot L7-C	S16		00h			
pwm_bri285	31Dh	R/W			16-bits PV	VM higher 8	bits [15:8]	for Dot L7-0	CS16		00h			
pwm_bri286	31Eh	R/W		16-bits PWM lower 8 bits [7:0] for Dot L7-CS17										
pwm_bri287	31Fh	R/W		16-bits PWM higher 8 bits [15:8] for Dot L7-CS17										



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The LP5868T integrates 18 constant current sinks with 8 switching FETs and one LP5868T can drive up to 144 LED dots or 48 RGB pixels and achieve great dimming effect. In smart home, gaming keyboards, and other human-machine interaction applications, the device can greatly improve user experience with small amount of components.

## 8.2 Typical Application

#### 8.2.1 Application

Figure 8-1 shows an example of typical application, which uses one LP5868T to drive 66 common-anode RGB LEDs through I<sup>2</sup>C communication.




Figure 8-1. Typical Application - LP5868T Driving 48 RGB LEDs (144 LED Dots)



## 8.2.2 Design Requirements

VALUE
3.3 V
5 V
48
8
l <sup>2</sup> C
12.5 mA, 11.25 mA, 10mA
100 mA, 90 mA, 80 mA
-

#### Table 8-1. Design Parameters

## 8.2.3 Detailed Design Procedure

LP5868T requires an external capacitor  $C_{VCAP}$ , whose value is 1  $\mu$ F connected from  $V_{CAP}$  to GND for proper operation of internal LDO. The device must be placed as close to the device as possible.

TI recommends that 1-µF capacitors be placed between VCC / VLED with GND, and a 1-nF capacitor placed between VIO with GND. Place the capacitors as close to the device as possible.

Pull-up resistors  $R_{pull-up}$  are requirement for SCL and SDA when using I<sup>2</sup>C as communication method. In typical applications, TI recommends 1.8-k $\Omega$  to 4.7-k $\Omega$  resistors.

To decrease thermal dissipation from device to ambient, resistors R<sub>CS</sub> can optionally be placed in serial with the LED. Voltage drop on these resistors must left enough margins for VSAT to ensure the device works normally.

#### 8.2.3.1 Program Procedure

When selecting data refresh Mode 1, outputs are refreshed instantly after data is received.

When selecting data refresh Mode 2/3, VSYNC signal is required for synchronized display. Programming flow is showed as Figure 8-2. To display full pixel of last frame, VSYNC pulse must be sent to the device after the end of last PWM. Time between two pulses  $t_{SYNC}$  must be larger than the whole PWM time of all Dots  $t_{frame}$ . Common selection like 60 Hz, 90 Hz, 120 Hz or even higher refresh frequency can be supported. High pulse width longer than  $t_{SYNC_{-H}}$  is required at the beginning of each VSYNC frame, and data must not be write to PWM registers during high pulse width.





Figure 8-2. Program Procedure




## 8.2.4 Application Performance Plots

The following figures show the application performance plots.







## 8.3 Power Supply Recommendations

### **VDD Input Supply Recommendations**

LP5868T is designed to operate from a 2.7-V to 5.5-V VDD voltage supply. This input supply must be well regulated and be able to provide the peak current required by the LED matrix. The resistance of the VDD supply rail must be low enough such that the input current transient does not cause the LP5868T VDD supply voltage to drop below the maximum POR voltage.

### VLED Input Supply Recommendations

LP5868T is designed to operate with a 2.7-V to 5.5-V VLED voltage supply. The VLED supply must be well regulated and able to provide the peak current required by the LED configuration without voltage drop, under load transients like start-up or rapid brightness change. The resistance of the input supply rail must be low enough so that the input current transient does not cause the VLED supply voltage to drop below LED V<sub>f</sub> + VSAT voltage.

#### **VIO Input Supply Recommendations**

LP5868T is designed to operate with a 1.65-V to 5.5-V VIO\_EN voltage supply. The VIO\_EN supply must be well regulated and able to provide the peak current required by the LED configuration without voltage drop under load transients like startup or rapid brightness change.

## 8.4 Layout

#### 8.4.1 Layout Guidelines

Below guidelines for layout design can help to get a better on-board performance.

- The decoupling capacitors C<sub>VCC</sub> and C<sub>VLED</sub> for power supply must be close to the chip to have minimized the impact of high-frequency noise and ripple from power. C<sub>VCAP</sub> for internal LDO must be put as close to chip as possible. GND plane connections to C<sub>VLED</sub> and GND pins must be on TOP layer copper with multiple vias connecting to system ground plane. C<sub>VIO</sub> for internal enable block also must be put as close to chip as possible.
- The exposed thermal pad must be well soldered to the board, which can have better mechanical reliability. This action can optimize heat transfer so that increasing thermal performance. The AGND pin must be connected to thermal pad and system ground.
- The major heat flow path from the package to the ambient is through copper on the PCB. Several methods can help thermal performance. Below exposed thermal pad of IC, putting much vias through the PCB to other ground layer can dissipate more heat. Maximizing the copper coverage on the PCB can increase the thermal conductivity of the board.



 Low inductive and resistive path of switch load loop can help to provide a high slew rate. Therefore, path of VLED – SWx must be short and wide and avoid parallel wiring and narrow trace. Transient current in SWx pins is much larger than CSy pins, so that trace for SWx must be wider than CSy.

## 8.4.2 Layout Example




Figure 8-10. LP5868T Layout Example



# 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

### 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# **10 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (August 2023) to Revision B (November 2023)								
•	Updated title to 11 × 18 LED High-Current Matrix Driver with 8-Bit Analog and 8-Bit or 16-Bit PWM Dir	nming.1						

С	hanges from Revision * (May 2023) to Revision A (August 2023)	Page
•	Changed status from Advance Information to Production Data	1



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP5868TMRKPR	ACTIVE	VQFN	RKP	40	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	5868TM	Samples
LP5868TRKPR	ACTIVE	VQFN	RKP	40	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LP5868T	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

23-Dec-2023



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5868TMRKPR	VQFN	RKP	40	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
LP5868TRKPR	VQFN	RKP	40	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5868TMRKPR	VQFN	RKP	40	3000	367.0	367.0	35.0
LP5868TRKPR	VQFN	RKP	40	3000	367.0	367.0	35.0

# **RKP 40**


5 x 5, 0.4 mm pitch

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated