



2048-word × 8-bit High Speed Static CMOS RAM


■ FEATURES

- Single 5V Supply and High Density 24 pin Package.
- High Speed: Fast Access Time 150ns/200ns (max.)
- Low Power Standby and Standby: 100μW (typ.)
- Low Power Operation: Operation: 200mW (typ.)
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time

■ FUNCTIONAL BLOCK DIAGRAM



■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_T	*-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Temperature Under Bias	T_{bias}	-10 to +85	°C

* Pulse width 50ns: -1.0V

■ TRUTH TABLE

\overline{CE}_1	\overline{CE}_2	\overline{WE}	Mode	V_{CC} Current	I/O Pin
H	×	×	Not Selected	I_{CC1}	High Z
×	H	×	Not Selected	I_{CC2}	High Z
L	L	H	Read	I_{CC}	Dout
L	L	L	Write	I_{CC}	Din

Note! The specifications of this device are subject to change without notice.
Please contact your nearest Hitachi's Sales Dept. regarding specifications.

■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ Ta ≤ 70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input High (logic 1) Voltage	V _{IH}	2.2	3.5	6.0	V
Input Low (logic 0) Voltage	V _{IL}	-1.0*	—	0.8	V

* Pulse width: 50ns, DC: V_{ILmax} = -0.3V

■ DC AND OPERATING CHARACTERISTICS (Ta=0°C to +70°C, V_{CC}=5V±10%, GND=0V)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I _{LI}	V _{IS} =GND to V _{CC}	—	—	10	μA
Output Leakage Current	I _{LO}	CE ₁ =V _{IH} or CE ₂ =V _{IH} V _{IO} =GND to V _{CC}	—	—	10	μA
Operating Power Supply Current : DC	I _{CC}	CE ₁ =CE ₂ =V _{IL} , I _{IO} =0mA	—	40	80	mA
Average Operating Current	I _{CC1}	Min cycle, duty=100%	—	40	80	mA
Standby Power Supply Current (1) : DC	I _{CC1} *	CE ₁ ≥ V _{CC} -0.2V, V _{IS} ≥ V _{CC} -0.2V or V _{IS} ≤ 0.2V	—	0.02	2	mA
Standby Power Supply Current (2) : DC	I _{CC2} *	CE ₂ ≥ V _{CC} -0.2V	—	0.02	2	mA
Output low Voltage	V _{OL}	I _{OL} = 2.1mA	—	—	0.4	V
Output High Voltage	V _{OH}	I _{OH} = -1.0mA	2.4	—	—	V

Notes: 1) Typical limits are at V_{CC}=5.0V, Ta=+25°C
2) *: V_{ILmax} = -0.3V

■ CAPACITANCE (Ta=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C _{IS}	V _{IS} =0V	3	5	pF
Input/Output Capacitance	C _{IO}	V _{IO} =0V	5	7	pF

Note: This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS (Ta=0°C to +70°C, V_{CC}=5V±10% unless otherwise noted)


● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V
 Input Rise and Fall Times: 10 ns
 Input and Output Timing Reference Levels: 1.5V
 Output Load: 1 TTL Gate and C_L=100pF (including scope and jig)

● READ CYCLE

Item	Symbol	HM6117P-3		HM6117P-4		Unit
		min	max	min	max	
Read Cycle Time	t _{RC}	150	—	200	—	ns
Address Access Time	t _{AA}	—	150	—	200	ns
Chip Enable (CE ₁) to Output	t _{CO1}	—	150	—	200	ns
Chip Enable (CE ₂) to Output	t _{CO2}	—	150	—	200	ns
Chip Enable (CE ₁) to Output in Low Z	t _{LO1}	10	—	10	—	ns
Chip Enable (CE ₂) to Output in Low Z	t _{LO2}	10	—	10	—	ns
Chip Disable (CE ₁) to Output in High Z	t _{HZ1}	0	70	0	80	ns
Chip Disable (CE ₂) to Output in High Z	t _{HZ2}	0	70	0	80	ns
Output Hold from Address Change	t _{OH}	15	—	15	—	ns

● TIMING WAVEFORM OF READ CYCLE (Notes 1, 2)




- NOTES: 1. \overline{WE} is High for Read Cycle.
 2. When \overline{CE}_1 and \overline{CE}_2 are Low, the address input must not be in the high impedance state.

● WRITE CYCLE


Item	Symbol	HM6117P-3		HM6117P-4		Unit
		min	max	min	max	
Write Cycle Time	t_{WC}	150	—	200	—	ns
Chip Enable (\overline{CE}_1) to End of Write	t_{CW1}	100	—	120	—	ns
Chip Enable (\overline{CE}_2) to End of Write	t_{CW2}	110	—	130	—	ns
Address Set Up Time	t_{AS}	20	—	20	—	ns
Address Valid to End of Write	t_{AV}	130	—	150	—	ns
Write Pulse Width	t_{WP}	100	—	120	—	ns
Write Recovery Time	t_{WR}	15	—	15	—	ns
Write to Output in High Z	t_{WYZ}	0	60	0	70	ns
Data to Write Time Overlap	t_{DWO}	50	—	60	—	ns
Data Hold from Write Time	t_{DH}	20	—	20	—	ns
Output Active from End of Write	t_{OW}	10	—	10	—	ns

● TIMING WAVEFORM OF WRITE CYCLE




- NOTES: 1. A write occurs during the overlap (t_{WP}) of low \overline{CE}_1 , \overline{CE}_2 and \overline{WE} .
 2. t_{AS} is measured from the address changes to the beginning of the write.
 3. t_{WR} is measured from the earlier of \overline{CE}_1 , \overline{CE}_2 or \overline{WE} going high to the end/of write cycle.
 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 5. If the \overline{CE}_1 or \overline{CE}_2 low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transitions, output remain in a high impedance state.
 6. Dout is the same phase of write data of this write cycle.
 7. Dout is the read data of next address.
 8. If \overline{CE}_1 and \overline{CE}_2 are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




ACCESS TIME vs. LOAD CAPACITANCE




SUPPLY CURRENT vs. FREQUENCY




**INPUT LOW VOLTAGE
vs. SUPPLY VOLTAGE**



**INPUT HIGH VOLTAGE
vs. SUPPLY VOLTAGE**



**OUTPUT HIGH CURRENT
vs. OUTPUT HIGH VOLTAGE**



**OUTPUT LOW CURRENT
vs. OUTPUT LOW VOLTAGE**

