# 7081/7071<br>DIGITAL VOLT METER

# **Maintenance Manual**

Issue 5: August 1986

Part No. 70810014



Schlumberger Technologies, Instruments Division, Victoria Road, Farnborough, Hampshire, England GU14 7PW Telephone: Farnborough (0252) 544433 Telex: 858245 Solfar G

Schlumberger pursue a policy of continuous development and product improvement. The specification in this document may therefore be changed without notice.

19088

 $\label{eq:2.1} \mathcal{L}(\mathcal{L}^{\text{max}}_{\mathcal{L}}(\mathcal{L}^{\text{max}}_{\mathcal{L}})) \leq \mathcal{L}(\mathcal{L}^{\text{max}}_{\mathcal{L}}(\mathcal{L}^{\text{max}}_{\mathcal{L}}))$  $\label{eq:2.1} \mathcal{L}(\mathcal{L}) = \mathcal{L}(\mathcal{L}) \mathcal{L}(\mathcal{L}) = \mathcal{L}(\mathcal{L}) \mathcal{L}(\mathcal{L})$  $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$ 

 $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\left(\frac{1}{\sqrt{2\pi}}\right)^2\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{$ 



# DIGITAL VOLT METER

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^{2} \left(\frac{1}{\sqrt{2}}\right)^{2} \left(\$ 

#### **SAFETY**

 $\bigg\langle$ 

,(

These instruments have been designed and tested in accordance with the recommendations of IEC 348 Class 1. They are primarily intended for indoor use. and for such use are supplied in a safe condition. However, no degradation of their safety will be caused if they are occasionally subjected to temperatures below normal room temperature.

This manual contains information and warnings which the user should follow to ensure his own safety and for the continued safe operation of the instruments. The 7081 and 7071 have been engineered with ease of use as one of the primary considerations. Attention has also been given to making the instruments immune to most inadvertent overloads. It should be appreciated, however, that even the most sophisticated measuring instrument can be dangerous when connected to high voltages, unless elementary safety precautions are observed.

The voltage limits of lkV on AC and DC mean that no damage will be caused to the instruments at this level of input. Other than the displayed reading, however, no indication is given to the user that a voltage of such magnitude is' present at the input terminals. Care should therefore be exercised whenever dvm input leads are being connected to/removed from live circuits, especially where high voltages are known to exist, or high transients could occur.

Similarly, when using the instruments on mains operated equipment capable of delivering high voltage outputs, it is strongly recommended that the equipment under test is NOT switched off with a dvm still connected. For example, consider a <sup>7081</sup> connected across the secondary Winding of a large mains transformer. The instruments very high input resistance is such that in the event of the mains supply being interrupted, the resultant back emf induced in the undamped secondary could be in the order of lOOkV. This is obviously hazardous to the user and would certainly harm the voltmeter.

Whenever it is likely that the safety of the instruments have been impaired. e.g. if there are any visible signs of damage, failure to perform correctly, or if the specfications have been exceeded in any way, the instrument should" be made inoperative and referred to a suitable repair organisation.

Any adjustment, maintenance or repair of these instruments should be carried out only by a skilled person who is aware of the hazards associated with mains operated equipment. Such adjustment, maintenance or repair should be carried out in accordance with the procedures, and observing the precautions, detailed in this Maintenance Manual.

(- Chapter 1 General Information  $\qquad \qquad 1.1$  Introduction  $1.1$ 1.2 Presentation of Information 1.1 1.2.1 Power Rails *1.1* 1.2.2 Split Pads 1.1 1.2.3 Test Points 1.2 1.3 Principles of Operation 1.2 1.4 Functional Description 1.2 1.4.1 Signal Conditioning 1.3 1.4.2 A-to-D Converter 1.3 1.4.3 Digital Section 1.3 1.4.4 Power Supply 1.4 1.5 Fault Diagnosis Guide 1.4 1.5.1 Display 'Dead' 1.5.2 Display Statment Error 1.5 1.5.3 Self Test Fail 1.6 1.5.4 <sup>I</sup> Wrong' Readings 1.7 1.5.5 'Noisy' Readings 1.7 Chapter 2 Printed Circuit Board 1 2.1 Introduction 2.1 2.1 2.2 Data Input 2.1 2.2 Data Input 2.1 2.3 Annunciators 2.1 2.4 Annunciator Clock Signals 2.1<br>2.5 Display 2.2 2.5 Display ( Chapter 3 Printed Circuit Board 3 3.1 Introduction 3.1 3.1 3.1 3.2 Floating Link 3.1 3.2 Floating Link 3.1 3.2.1 Link Handshake 3.1 3.2.2 Wakeup 3.1 3.2.3 Negative Acknowledge 3.2 3.2.4 Power Up Sequence 3.2 3.3 RS232 Interface 3.2 3.4 Minate Interface 3.4 3.5 Keyboard Interface 3.5  $\mathcal{O}(\frac{1}{\sqrt{2}})$  $3.6$  Display Interface  $3.7$ 3.7 *110* Clock 3.8  $3.8$  Reset  $3.9$ 3.9 Power Supplies 3.10 3.9.1 Earthy Power Supply 3.10

3.9.2 Power Fail Detect 3.11 3.9.3 Floating Power supply 3.11 3.10 Test Points 3.13

0053g/1122g/PD

(

#### Page

 $1.5$ <br>1.5

Chapter 4 Printed Circuit Board 4



# Chapter 5 Printed Circuit Board 5



# Chapter 6 Printed Circuit Board 6



 $\tau \rightarrow \tau$ 

 $\frac{1}{2}$ 

 $\sim$  -  $\sim$ 

 $\frac{1}{2} \frac{1}{2} \frac{$ 

-- …

Chapter 7 Parts Lists and Circuit Diagrams



Circuit Diagrams

PCB 1 PCB 3 PCB 4 and 8 PCB 5 PCB 6 and AC Linearity Modification (DCP) PCB 14 and 8 (DCP)

Component Layout Diagrams



PCB 6

Chapter 8 . Monitor, Calibration and self Test



# Chapter 9 Setting Up Procedure



0053g/1122g/PD



 $\mathcal{A}^{\mathcal{A}}$ 

 $\sim$   $\sim$ 

Index

 $\sim$   $\sim$ 

 $\langle \varphi \rangle$ 

 $\overline{\phantom{a}}$ 

# CHAPTER 1

# General Information

## CONTENTS



# Figures



 $\Box$ 

 $\hat{\mathcal{A}}$ 

 $\mathcal{A}$ 

 $\overline{a}$ 

 $\mathcal{A}$ 

 $\ddot{\phantom{0}}$ 

1935g/0142g

 $\mathcal{L}_{\mathcal{A}}$ 

#### 1.1 INTRODUCTION

(

 $\setminus$ 

This manual contains technical information that is intended primarily to meet the needs of the service engineer. A detailed treatment of the principles of operation is not included but the descriptive text covering each circuit diagram is sufficient to enable the reader to understand the purpose of the circuit and its effect on its input(s). To facilitate fault diagnosis, attention is drawn to peculiarities of circuits, together with any precautions necessary when carrying out checks.'

Both the 7081 and 7071 have identical electronic circuits. This means that all the circuits diagrams included in this manual are valid for both instruments. The difference between these two instruments exists primarily at the software level, and on the higher specification components required by the 7081 . The 7081 undergoes a significantly more rigourous quality control proceedure.

#### 1.2 PRESENTATION OF INFORMATION

The circuit diagrams are arranged to fold out clear to the right. Signal paths are indicated by bold lines, arrows being used where necessary to indicate the direction of functional flow. In general this is from left to right, feedback paths flowing from right to left. To prevent ambiguity, however, and where space is limited, this convention has not been followed rigidly.

In addition to the circuit diagrams, lined draWings are reproduced in the manual to facilitate rapid identification of components during diagnostic checks.

#### 1.2.1 Power Rails

These are represented by short, detached bars annotated to show the nominal voltage. Several separate bars, annotated with the same voltage, may appear on a diagram. These are electrically connected to a common rail derived from the Power Supply circuits.

Note that voltages specified on the circuit diagrams are in all cases nominal values, the actual values being dependent upon the load offered to the supply by the specific circuit. Inconsistencies between actual measured values and those quoted should not, therefore, be regarded with suspicion without considering other symptoms of possible unserviceability.

#### 1.2.2 Split Pads

Split pads are used to provide a means of isolating various parts of the circuit -for fault diagnosis. They are simply bridged with solder, open circuit being effected by removing the solder. It should be noted that excessive heat applied during this operation could damage the solder trace - a small. low wattage iron should be used.

#### 1.2.3 Test Points

A further aid to rapid circuit check-out is the provision of test pins. These are indicated on the circuit diagrams and clearly marked on the pcb's.

#### 1.3 PRINCIPLES OF OPERATION

The 7081 and 7071 employ an A-to-O Converter. which transforms the input voltage to a time analogue. This in turn is split into discrete, equal length time units. which are counted and the result displayed as a numerical indication of the measured quantity.

The V-to-T converter produces a pulse train. the pulse width being variable and proportional to the magnitude of the input s1gnal. The pulses gate· the output of a fixed frequency clock into a counter. over a time period which can be selected by the user. At the end of the time period, the total accumulated in the counter is a measure of the input during that time. An integrating technique is used whereby the total count 1s divided by the number of gating pulses used. The result obtained is displayed as a direct reading of the measured quantity.

Since the total count is much longer when operating at the longer integration times. the counter requires more capacity. This results 1n an increase in scale length and it follows that the display sensitivity is improved hand-in-hand with the increased measurement resolution.

- 1.4 FUNCTIONAL DESCRIPTION The circuits of the 7081 and 7071 can conveniently be divided up into four major functional sub-divisions:
	- \* Signal Conditioning
	- \* A-to-D Converter
	- \* Digital Section
	- \* Power Supply

An input is processed by the Signal Conditioning circuits, which convert all measured quantities into a dc voltage, scaled to a level suitable for further processing. Input protection, reference and guard circuits are included in this sub-section.

 $\mathcal{L} \rightarrow$ 

The correctly scaled dc signal is converted to a train of digital pulses by the A-to-O Converter, these pUlses being used to gate the output of a Clock circuit.

Gontrol of the measurement conversion and timing of the control sequences by the microprocessor set are two important functions of the Digital Section. It also contains the reversable counters which accumulate the gated clock pulses. and the latches which shift the counter contents to the databus.

The power supply provides all de power for the instrument analog and digital circuits.

#### 1.4.1 Signal Conditioning

The A-to-D Converter 1s capable of handling dc volts only, regardless of the measurement being taken. Therefore, the Signal Conditioning circuits convert the input to a dc voltage level. Once converted. the input signal is applied to an amplifier. the gain of which is determined by the range on which the instrument is operating. The amplifier output 1s compared with the instrument's reference and both signals are applied to the A-to-D Converter.

#### 1.4.2 A-to-D Converter

The analogue input is converted to digital form by a circuit which produces a pulse train - the width of the pulses 1s proportional to the magnitude of the input. This technique is known as voltage-ta-time conversion, the method employed being a variant in which "time" is in fact the difference between two distinct time periods. It is this differential which 1s used to control the number of clock pulses finally accumulated in an up/down counter in the Digital Section.

#### 1.4.3 Digital Section

The Digital Section comprises the phase comparator which produces the pulses that are counted to digitally measure the applied input: the microprocessor clock which supplies timing and synchronising signals for the digital circuits and a microprocessor set for controlling and shifting data.

The microprocessor set consists of two Central Processing Units and their associated memory devices as shown in Figure 1.1.



Figure 1.1 Microprocessor Set

1935g/0142g/JWS

The 'Floating' processor controls the A-to-D Converter and the range/mode drive circuits. and communicates with the Non-Volatile Memory (NVM) and the 'Earthy' processor. It has its own internal Read Only Memory (ROM) but also utilises external Random Access Memory (RAM) and ROM.

The 'Earthy' processor performs the following functions:

- \* communicates with the 'Floating' processor to command measurements.
- \* communicates with the Display. Keyboard. RS232 and GP-IB interfaces.
- \* calibrates results.
- \* controls the processing of results.

\* controls the storage of results.

It has its own ROM and RAM set. In addition. some of the data movement is handled by a Direct Memory Access Controller (DMAC).

#### 1.4.4 Power Supply

The Power Supply features two pulse width-modulated switching regulators to provide both the "earthy" and "floating" supply rails. A mains transformer is used to connect the rear panel ac input to the regulators through full-wave rectifiers. A Power Fail Detect circuit 1s also included.

Note: The analogue boards (printed circuit boards 5 and 6) form a calibrated set and may be used with any other digital boards (and vice versa) provided that the software fitted is of the same issue and status. This is possible because the Non-Volatile Memory (NVM),<br>which holds the calibration constants, is located on the analogue boards.

#### 1 .5 FAULT DIAGNOSIS GUIDE

OWing to the complex nature of 7081/7071 circuits it 1s virtually impossible to document fully all fault conditions that might arise. However, it is possible to quickly narrow down <sup>a</sup> fault condition to a particular PCB. and sometimes to an area of just a few components. The following pages should prove especially useful since the comments are based firmly on the experiences of the 7081/7071 Test and Service Personnel.

Note: Sometimes an instrument may be suspected of being faulty because it gives 'wrong' or unstable reading. In cases like these, the fault quite often turns out to be a poor understanding of measurement techniques by the user. Before dismantling the 7081 or 7071, make absolutely certain during measurement or calibration that the proper precautions are taken to guard against interference. thermal emfs, high resistance leads, etc.



Figure 1.2 Fault Diagnosis Flow Chart

1.5.1 Display 'Dead'

Check the +5V rail at.D58 cathode, PCB3.

If the indicator lamps are also blank the fault could lie on PCB3 or PCB4. If substitute boards are available. use these to narrow down the search. The failure could be a MPU. DMA, RAM or ROM fault. Suspect ICs 401, 402, 406 to 411, 430, 412 to 415, or a display system fault on PCB3.

If the display shows incorrect symbols and figures, a PCBl failure should be suspected.

1.5.2 Display Statement Error

A correctly calibrated instrument must always show a RESUMED statement on power-up. Under error conditions, the following statements might be seen:

INITIALISED - This indicates that the NMI routine for retaining the history file at power-down was incorrect. Check the power supply of IC56; the battery circuit of PCB4 RAM.

CAL INCOMPLETE - This indicates that the NVM on PCB5 has not received all calibration constants following a calibration routine.

NVM FAIL - This could indicate a failure of the NVM circuitry, or of IC804. A spare NVM would prove useful here.

1935g/0l42g/JWS 1.5

WAIT @ F - This could indicate a communication failure between the 'floating' and 'earthy' PCBs. Check IC9. IClO, ICll or the clock of PCB3. on PCBS check rCSOl, IC803, IC826 or the clock.

MAINS FAULT - This indicates that a mains character has not been received from the earthy side and would normally indicate a PCB5 failure. Check IC303, IC834, IC801. If the fault still persists, PCE3 must be suspected.

@F - This indicates that the WAIT @F stage has been passed, but a fault probably exists in the 'floating' link. That is, in terms of the information flow between the 'earthy' and 'floating' circuits. The fault could lie on PCB3 or PCBS. Rarely, PCB4 or PCBl could be faulty.

The fault is often due to a temperature sensitive IC and manifests itself after the instrument has been switched on for some time. It is difficult to localise this fault but it is more prevalent on PCB5. Check the floating logic sheet or V-T converter (sheet 1).

Suitable replacement boards and/or judicious use of a tin of freezer spray would not go amiss here.

1.5.3 Self-Test Fail-

A fail here usually indicates a major fault in the PCB 5 analogue section.

 $(a)$  DC A fail of the OV test probably indicates a faul in the *V-T* converter stage (sheet 1), IC201, or the circuits associated with the RATIO circuit (sheet 3) of the integrator input.

If the OV test passes but shows a fail at lOV, a fault could lie in the input amplifier which prevents the lOV reference level from being fed to the V-T converter.

(b) OHMS If a kQ fault is indicated check that there is:

(i) approximately 20V across R604 (i1) approximately 6V across F609.

If either of these is wrong suspect IC60l or rC602. Failing these, check TR610 and the circuits around IC604.

#### $(c)$  AC

Where an AC fail is indicated it is beneficial to check the AC level at TP705 to see whether the fault lies in the AC buffer or the AC converter. As an approximation. with IV, 1kHz applied to *7081/7071* input. range IV, TP705 should be IV rms. The corresponding level out of the converter should be 5VDC (@ TP757).

# 1.5.4 'Wrong' Readings

 $\big($ 

 $\begin{pmatrix} 1 & 1 \\ 1 & 1 \end{pmatrix}$ 

 $\bigg($ 

 $(a)$  DC

With a shorting-plug applied to the instrument input check the ranges lOV to O.IV. If the indicated zero error gets larger as the range is reduced this indicates a fault in the chopper channel of the input amplifier. Check operation of ICIOl. ICI04. IC401, IC404. IC405. and TR404.

If a constant error appears on all ranges suspect the V-T converter (sheet 1), IC201 or the input switching circuits to SP20l.

If the zero readings are correct but the scaling of the readings is wrong (with an input applied) firstly check that the correct level is being applied to the V-T converter at SP20l. If the level is correct check the reference voltage supplies (±lOV).

(b) OHMS

<sup>A</sup> failure to provide correct resistance readings is usually due to incorrect levels at TP60l or TP603. The fault could lie in IC60l,  $IC602$ ,  $IC605$ ,  $TR601$ , or  $TR602$ . If these are fine then check  $IC604$ . IC606, TR6l0, TR605. and D605.

#### $(c)$  AC

Reference to section 6.7.1 can usually indicate the area of failure. If the system is basically working but the readings are incorrect then the various gain defining resistors could be suspect: R725, R750, R751a and R751b.

#### 1.5.5 Noisy Readings

 $(a)$  DC

Noisy readings on the  $0.1V$  range are especially indicate of a noisy component in the input amplifier. Suspect component in the input amplifier. Suspect components D403, TR40l, TR412, IC40l. If the lOV range is also noisy (with short circuited input) then IC201 is a likely cause.

(b) OHMS

Noisy readings on the kQ ranges when the DC ranges are normal could be caused by IC60l, IC602, IC603. Also D60l, 0602, D616, 0617 could produce noise if they become 'leaky'.

(c) AC . If the AC readings are noisy the switching circuits around TR758 and TR759 could be at fault. Unstable readings could be produced by a breakdown by any of the FETs TR770 to TR779. By applying an input of approximately IV @ 1khz to input, and heating up the FET's individually with a hot-air gun (never apply direct heat to a componentl), the fault may be quite quickly found by examining the display for any unreasonable large change in value.

> The setting of the balance control RV75l is quite critical to ensure a minimum of noise on the AC readings. See Test Procedure for the correct adjustment of this pot.

1935g/0l42g/JWS 1.7

# CHAPTER 2

# Printed Circuit Board 1

# CONTENTS

Page



# Figures

 $\cdot$ 

(

 $\sqrt{2}$ 

 $\mathcal{L}_{\bullet}$ 



2924g/0142g

 $\epsilon$ 

#### 2.1 INTRODUCTION

This printed circuit board permits processed data to be digitally displayed and the front panel annunciators to be lit as required.

2.2 DATA INPUT

> Processed data enters the printed circuit board Via PLlOl, pins 14 to 21, and 1s applied to octal 0 flip-flops ICIOl and ICI02. ICIOI is clocked by EDATSTB- and ICI02 by ODATSTB-. On the rising edge of the clock signals the data 1s transferred to the Q5 outputs of ICIOl and ICI02 from where it 1s fed to both the Annunciator and the Display circuitry.

#### 2.3 ANNUNCIATORS

The Q outputs of IC101 and IC102 are applied to the D inputs of *rellOllll* and ICl12 respectively. relIO to 112 are controlled by the BLANK+ signal such that, when BLANK+ goes to logic 0, a rising clock edge causes the D inputs to be transferred to the Q outputs to light the LED annunciators. IClll and ICll2 are clocked by one  $\overline{Q}$  output of IC106 and IC110 is clocked by the other  $\overline{Q}$  output.

#### 2.4 ANNUNCIATOR CLOCK SIGNALS

ICI06 is driven by the serial Data OUput from Display drivers ICl07 and IC108.

The serial data is applied to the 0 input of ICl06 and transferred, upon a rising 4800Hz clock edge, to the Q output. The inverse of the data signal also appears at the  $\overline{Q}$  output and is used directly. to clock relll and IC112. The Q output is applied to the D input· of the second stage of IC106. On the next rising clock edge, the inverse of the original ICI06 input appears at the Q output and is used to clock ICllO. ICllO is delayed by one 4800Hz clock cycle with respect to IClll and ICll2.

ICIlO to ICl12 are used to drive the annunciators indicated in Table 2.1.





2.5 DISPLAY

l.

The Q outputs from IC101 and IC102 are applied. via Buffers IC104 and ICI05, to the Display, OSl01. This display is controlled. via its grid inputs. by Display Drivers IC107 and IC108.

DSPOAT+ is applied to the Serial Data Input of rCI08. On a rising edge of the 4800Hz signal, DSPDAT+ is transferred to IC108's internal shift registers. When the BLANK+ signal falls to logic O. the data signal is passed out of the device. via its parallel output pins. to the grid inputs (Gl to *10)* of DSI01.

The Serial Data Output from IC108 is applied to the Serial Data Input pin of ICI07. IC107 operates in exactly the same fashion as ICIOS except that there is a delay. with respect to ICIOS. of one clock pulse. The parallel outputs from ICI07 are applied to the grid inputs (GlI to 20) of OSl01.

Serial Data Output from ICI07 is applied to the D input of IC106 as described under 'Annunciator Clock Signals'.

The anode inputs to DS101. i.e. inputs a to n, ',' and '.'. denote which segment of the display digits is to be lit (see Figure 2.1). The grid inputs denote which of the twenty digits are to be lit.



Figure 2.1 Display Segments

D5101 lights when the grid and anode inputs are positive with respect to the filament inputs. Fl and F2 supply the filament inputs to OSIOl.

CAUTION: The outputs of IC107 and IC108 are rated at 40V maximum. Care must be taken when probing these ICs not to connect an output to an input pin as the inputs are rated at only 5.5V maximum.

2924g/0l42g/JWS 2.2

# CHAPTER 3

 $\sim$   $\sim$  $\mathbf{r}$ 

 $\sim 10^7$ 

# Printed Circuit Board 3

# CONTENTS



3.4 Keyboard Matrix Connections 3.6 3.5 Test Points 3.13

 $\ddot{\phantom{a}}$ 

 $\mathbf{r}$ 

2925g/0142g/JWS

 $\bar{\psi}$ 

#### 3.1 INTRODUCTION

Printed circuit board 3 contains the main power supplies: the floating link. which provides the interface between the 'earthy' and 'floating' circuits: the microprocessor clock and reset circuits: and the RS232. Minate, Keyboard and Qisplay interfaces. Figure 3.1 shows the interconnection between these circuits.



Figure 3.1 Printed Circuit Board 3 Interconnections

#### 3.2 FLOATING LINK (Sheet l)

A 7081 or 7071 is controlled by two microprocessors. one on the floating side and one on the earthy side. The two processors communicate through a two-wire serial link. which is optically isolated by rCIO and rCI1. on the earthy side. the link is serviced by a UART, IC9. This operates under DMA control when receiving and under program control when transmitting.

#### 3.2.1 Link Handshake

To ensure that the earthy and floating processors stay in step, all messages sent through the link are acknowledged. The processor which receives a- message replies with a single character.

An exception to the single character reply occurs when new commands are sent by the earthy processor to the floating processor. In this case the single character is replaced by the new command. New commands are sent to the floating processor only when it is expecting an aknowledgement.

3.2.2 Wakeup

To keep the earthy side aware of the overload status of the analogue circuitry when the instrument is not measuring. the floating side prompts single glug integrations at 50ms intervals. Range information is sent also so that the earthy side can keep track of the analogue range during auto-range operation.

c *2925g/0142g/JWS* 3.1

3.2.3 Negative Acknowledge Most errors that may occur on the floating link can be detected by the receiving processor. which responds with a negative acknowledgement.

> The DMA is allocated a buffer for the received characters and if an attempt is made to use more buffer space than that allowed (buffer overflow) a 'float full' interrupt (DMA FL INT-) is generated. A 'float full' interrupt is also generated if a negative acknowledgement (which is a request to resend) is received from the floating side. The two error conditions are distinguished by the state of the 'float receive single' flag. which is set if <sup>a</sup> single character is expected (negative or positive acknowledgement). A buffer overflow results in a negative acknowledgement. A negative acknowledgement sets a flag which prompts a resend of the last message after a finite period of time.

The receipt of an End of String (EOS) generates an EOS Interrupt, which causes the received message to be inspected. Each character 1s placed in the buffer with a status byte that indicates whether or not the character was received correctly.

3.2.4 Power Up Sequence

The floating side is pushed out of reset by a character sent from the earthy side. This then displays WAIT @ F.

As part of its reset procedure, the floating side determines the mains frequency and sends one of three characters denoting the frequency to the earthy side. If the character sent is unrecognised. the system goes to the floating reset state and MAINS FAULT 1s displayed.

If the mains character is valid, the floating side begins by presetting the hold-off counter. To do this it forces <sup>a</sup> hold-off message to the earthy side. Instead of giVing a positive acknowledgement the earthy side sends a new command, i.e. DUMP, NVM. This starts a succession of messages from the floating side. all of which are acknowledged. An NVM or calibration state message is then displayed. Or, if the NVM DUMP has been successful. RESUMED or INITIALISED is displayed.

3.3 RS232 INTERFACE (Sheet 1) The RS232 Interface circuit consists of the asynchronous communications interface adaptor (ACIA). ICl9, buffers and drivers. IC4. IC25, and interface connector SK3.

> The ACIA (IC19) provides a means of efficiently interfacing the microprocessor on printed circuit board 4 to devices requiring an asynchronous serial data format.

In the transmission of asynchronous data. no pre-synchronised clock is provided with the data. Also, the gaps between the data characters require that synchronisation be re-established for each character. Therefore, the receiving device must be capable of establishing bit and character synchronisation from the characteristics of the asynchronous format. Each character consists of a specified number of data bits preceded by a start bit and followed by one or more stop bits. The purpose of the start bit is to enable a receiving system to synchronise its clock to this bit for sampling purposes and thereby establish character synchronisation. The stop bit is used as a final check on character synchronisation.

The microprocessor processes eight bit parallel bytes that do not include start and stop elements. Therefore. serial data received in an asynchronous format must be converted to parallel form with the start and stop elements stripped from each character. Likewise, in order to transmit serial data. the parallel data byte from the microprocessor must be converted to serial form with the start and stop elements added to each character. This serial-to-parallel/parallel-to serial conversion is the primary function of ICl9.

Data flow between the microprocessor and ICl9 is via 8 bidirectional lines, DO through 07, that interface with the microprocessor data bus. The direction of data flow is controlled by the microprocessor via the Read/Write (R/W) input to ICl9.

IC19 is enabled by a logic 0 signal (\$4800) applied to its  $\overline{CS2}$ input. Specific registers within the ACIA are selected by the AO signal applied to its Register Select (RS) input. The microprocessor can read or write into the internal registers by addressing the ACIA, via the address bus. using these two input lines.

The microprocessor also applies a timing signal to the ACIA via the Enable input. The Enable (E) pulse conditions the ACIA's internal interrupt control circuitry and times the status/control changes.

The RS232 side of ICl9 is configured as a DCE (data communications equipment) and is normally connected, via SK3, to a DTE (data terminal equipment) without an intervening modem link. Pin 2 of SK3 is marked TxD to indicate the path-of data transmitted by a terminal to the instrument; Pin 3 is marked 'RCVD' to indicate the path of data received by a terminal from the instrument. Pins 5, 6, 8 and 20 are linked together inside so that a terminal sending DTR (data terminal ready) receives back the enabling states of CTS (clear to send). DSR (data set ready) and DCD (data carrier detect) whether the 7081 or 7071 is ready or not.

The Tx and Rx Clock inputs are both tied to the output of the MPU clock circuit on IC8 pin 6.

2925g/0l42g/JWS 3.3

IC19 requests an interrupt to the'microprocessor via its IRQoutput. which 1s applied to the Interrupt circuitry of IC13 as RS232INT-.

The pin/signal assignments for the RS232 connector are given in Table 3.1.



Table 3.1 RS232 Connector Pin/Signal Assignments

### 3 .4 MINATE INTERFACE (Sheet *I)*

The Minate Interface consists of peripheral interface adaptor (PIA) IC20, MOSFETs TR6 and TR7, and interface connector PL4.

When IC20 is enabled by a logic 0 \$5400 signal to its CS2 input the data flows between the microprocessor and IC20 on the data bus. via eight bi-directional data lines (DO through 07). The direction of data flow is controlled by the microprocessor via IC20 Read/Write (R/W) input. Two addressing inputs RS0 and RS1 are used in conjunction with a control bit within the PIA for selecting specific registers in IC20. The microprocessor uses these address lines and the R/W signal to write into the PIA's internal registers. .

The microprocessor applies a timing signal to IC20, via the enable input. This signal conditions the PIA's internal interrupt control circuitry and also controls the timing of the peripheral control signals.

The interface side of the PIA includes two 8~bit bi-directional data buses (PAO-PA7 and PBO-PB7) and four Interrupt control lines \_--(CAl, GA2, *CBI* and CB2). All of these lines are TTL compatible. In addition. all lines serving as outputs on the B side of the PIA can supply up to lmA of drive current at 1.5V.

The outputs of IC20 are used as follows:

- \* lines PBO to PB7 are fed to the N.V. Clock circuit.
- \* lines PAD to PA7 and CA2. CB2 are fed to the Minate Connector,
- \* line CA2 is supplied to the gate of MOSFET TR6 to turn it on,
- \* line CB2 prOVides the same function for MOSFET TR7.

The pin/signal assignments for the Minate connector are given in Table 3.2.

 $2925g/0142g/J$ WS  $3.4$ 

Pin No.	Signal						
2	2						
3	4						
4	8 Device Control						
5	10						
6	20						
	40						
8	80						
9	Contact closure remote trigger						
10	Out of Limit high						
11	Out of Limit low						
$12 \overline{ }$	0VE						
13	+5V						
24	TTL compatible digitise complete signal						
25	lkV probe enable						

Table 3.2 Minate Connector Pin/Signal Assignments

3. 5 KEYBOARD INTERFACE (Sheet 1) The Keyboard Interface consists of peripheral interface adaptor (PIA) IC21 and BeD to decimal decoder IC23.

> When IC21 is enabled by a logic low \$4C00 signal applied to its CS2 input the data flows between the microprocessor and IC2l on the data bus, via eight bi-directional data lines (DO through 07). The direction of data flow is controlled by the microprocessor via IC21 Read/Write (R/W) input. Two addressing inputs, RSO and RS1, are used 1n conjunction with a control bit within the PIA for selecting specific registers 1n *IC21.* The microprocessor can read or write into the PIA's internal registers by addressing the PIA via the system address bits using these input lines and the  $R/W$  signal.

> The microprocessor applies a timing signal to IC2l via the enable input. This signal conditions the PIA's internal interrupt control circuitry and also controls the timing of the peripheral control signals.

> The interface side of the PIA includes\_two 8-bit bidirectional data buses (PAO to PA7 and PBO to PB7) and one Interrupt control line. CB2.

> OUtputs PEO to PB3 of IC21 are connected to inputs A. B. C and D of IC23, the 0 to 9 outputs of which are connected directly to the instrument keyboard. Table 3.3 shows the logic states of these pins relative to the A to D inputs. OUtputs PBO to PB3 are also connected to IC26 the N.V. clock chip.

The inputs of IC21 are used as follows:

\* Line PB4 (lkV range select) is connected to the Minate interface connector.

للمستناء

- \* Lines PES to PB1 are connected to the RS232 switch to enable reading of the baud rate set.<br>\* Lines PAO to PA4 are connected to the keyboard.
- 
- \* Line PA5 is connected to the calibration switch on the instrument front panel.
- \* Lines PA6 and PA7 are connected to switch 51 for stimulus program activation.
- \* Line CB2 is connected to the Minate interface connector.

Refer to Table 3.4 for a listing of the Keyboard Matrix Connections.

D	C	в	Α	0		2	3	4	5	6	7	8	9
L L L L L H Η	ىد ┶ L Н Η H Η L	L Н H L L Н Η L L	H L Η L Н L Н L Н	H H н Н H H H H Η	Η L н H H Н H Η H H	Η Η L H H H Η Η H Η	H Н н L Н н Н Н Н H	H Н H Н L Н H Η Н H	Η Η H Η H L H Н H H	Н H H Η H H L н Η н	н H Η H Η Н H L H H	Η Η H H Н Η H Η L H	Н Н H н H Н Η H Н

Table 3.3 IC23 Logic States

 $L =$  logic low

 $H = \text{logic high}$ 





( '-.

 $\bigcup$ 

3.6 DISPLAY INTERFACE (Sheet 1)<br>Display data from the data bus (lines D7 to D0) is applied through<br>inverting lin<u>e drivers</u> (IC22) to the Display. via PL6 pins 14 to 21. Outputs  $\overline{D6}$ ,  $\overline{D5}$ ,  $\overline{D4}$ ,  $\overline{D1}$  from IC22 and D7, D3, D2, D0 from the data bus are applied to NAND gate IC24. If the EOS character appears during a receive DMA Bus cycle, the output from IC24 (end of string) is applied to IC3 in the interrupt circuitry to generate an EOS INT via IC16 Q output.

> Chapter 4 includes a full description of the Display Interface operation in relation to the DMA.

Refer to Figure 3.3 for the display timing.



Figure 3.2 Display Interface



If the DMA fails, Display Clock will remain at logic 1 and the Display will be blanked

Figure 3.3 Display Interface Timing

3.7 I/O CLOCK (Sheet 1)

A 1.2288MHz clock signal is generated by crystal Xl. Inverters ICl and associated components, and applied to the Clock input of part I of binary counter IC2. IC2 divides the signal by 8 to give 153.6kHz at its  $Q_C$  output and by 16 to give 76.8kHz at its  $Q_D$  output. The  $\alpha$  output signal is applied to IC8 D7 input, and the OD output signal to the D6 input of IC8. and to the Clock input of divider IC7.

re7 divides the 76.8kHz signal to produce the following frequencies:-

38.4kHz to ICS 05 input, 19.2kHz to ICa D4, via inverter lCl and to IC2 part 2 Clock input. 9.6kHz to ICS D3 input, 4.8kHz to IC8 D2, via inverter IC1, 2. 4kHz to ICS Dl input. 37.5Hz to provide a Clock signal for the Reset circuitry.

The 19.2kHz signal is applied to IC2 part 2. The QA and QB outputs are ANDed together in IC3 and the output applied to another part of IC3 along with IC2 part 2  $Q_D$  output. The output of this second section of IC3 is fed back to the clear input of IC2 part 2. This feedback causes IC2 part 2 outputs to be reset to zero every 11th clock cycle (see Figure 3.4). The  $Q_C$  output of IC2 part 2, i.e. 1745Hz, is passed to IC8 DO input.

IC8 output, to the RS232 interface, is selected by the values applied to its A. Band C inputs. These inputs are taken from the setting of the RS232 baud rate switch 51.



Figure 3.4 I/O CloCk Timing

3.8 RESET (Sheet 1)

The microprocessor reset circuit consists of binary counter IC5 and its associated components.

When there is no power loss to the instrument. i.e. PWDN- is at logic 1. ICS is enabled to count, clocked by the 37.5Hz signal from the I/O Clock circuit. On the tenth count IC5  $\mathcal{Q}_A$  output will rise to logic 1 and enable a Reset pulse to the microprocessor set via IC6 pin 3. However. under normal operating conditions the microprocessor (IC40l on board 4) periodically clears rcs by addressing \$4COO to disable the count. If the microprocssor does not address \$4COO for approximately 130 to 160 milliseconds, reset is enabled.

When a power down occurs, the microprocessor must have sufficient time to run a checksum of its memory contents. etc, before it receives a reset command. The PWDN- signal is therefore applied to 'capacitor C2 and whilst this capacitor charges up 'Reset-' is held off. The time constant set by C2 and R4 allows sufficient time for -- ... the -microprocessor to save its memory contents.

If Reset is disabled at switch SI. the microprocessor will not be reset regardless of the state of the power fail input.

2925g/0142g/JWS 3.9

I  $\searrow$ 



Figure 3.5 Reset Control

- 3 .9 POWER SUPPLIES (Sheet 2) The instrument is fitted with a multi-purpose mains input unit mounted on the rear panel. This contains the mains input socket, fuses. voltage selector and filter. Switches a to e set the voltage to be supplied to transformer  $T\$ .
- 

3.9.1 Earthy Power Supply The earthy power supply generates ±l2V. +5V and +40Vdc for the earthy circuits. and includes a power fail detect circuit.

#### ±12V Supply

The ac voltage is applied. via PL52. to bridge rectifier D54 where it is full-wave rectified. The rectified output is smoothed by capacitors C59 and C60, and passed throuqh resistors R73 and R74. Zener diodes D60 and D61 finally drop the voltage level down to ±12V.

#### +40V Supply

The ac voltage from PL52 is passed to bridge rectifier 055 via voltage dOUbling capacitors C56 and C57. The rectified output is smoothed by C58 and applied to SV regulator IC52. The 30V zener diode D56, between the +5v rail and the G input of IC52, supplies +35V. The +5V added to this by IC52 gives the +40V required. C61 provides high frequency stability.

+5V Supply The +24V unregulated output from *D54* is applied to the *+5V* circuit at TR54. Refer to the simplified diagram in Figure 3.6.

2925g/0142g/JWS 3.10
When TR54 is closed, it is in saturation at a voltage drop of approximately IV. When TR54 1s opened L52 drives its left-hand end negative until diode D57 latches in and conducts; initially at the same instantaneous current that had been flowing in TR54 just prior to its opening. The voltage at point CA) is approximately equal to  $V_{\text{in}}$  for the time TR54 is closed (T<sub>on</sub>) and approximately equal to OV for the time TR54 is open (T-T<sub>ON</sub>). The filter L52, C67 averages out the peak-to-peak ripple voltage of  $V_{1D}$  and produces at  $V_0$ , a constant dc output voltage whose value is given by:

$$
V_{\text{o}} = \text{Vin} \frac{(\text{Tr})}{T}
$$

Output voltage Vo is regulated by controlling the ratio of Ton/T. The frequency T is fixed and  $T_{OD}$ , the duration of the "on" time for TR54, is varied by pulse width modulator IC55, turn-on pulse amplifier TR56, TR53 and associated components.



Figure 3.6 +SV Supply Simplified Diagram

Zener diode 058 provides over-voltage protection, capacitor C68 removes voltage spikes and capacitors C72 to C78 provide local high frequency decoupling. R71 provides a current limit of about 2A via IC55.

3.9.2 Power Fail Detect

( '"

(

IC56. D59 and associated components provide a power fail detect circuit the output of which is applied to the reset circuit on Sheet 1.

When the output from capacitor C59 falls to less than +21V the ouput of comparator IC56 falls to the negative rail value. This makes PWDN- equal to logic O.

3.9.3 -Floating Power Supply The ac voltage from PLSl is applied to bridge rectifier DSl. There it is full-wave rectified and smoothed by CSl before being applied to transistor TR52.

2925g/0142g/JWS 3.11

When TR52 is closed, it is in saturation at a voltage drop of approximately IV. When TR52 opens L51 drives its left-hand end negative until D52 latches in and conducts. The voltage at point (B) is therefore approximately equal to  $V_{in}$  during the time TR52 is closed (Ton) and approximately equal to QV during the time TR52 is open (T-Ton). Filter L51, C55 averages out the peak-to-peak ripple voltage of Vin and produces at Vo, a constant de output voltage given by

-----. ----------

$$
V_o = \text{ Vin } \frac{(\text{ Ton})}{T}
$$

Output voltage Vo is regulated by controlling Ton. the duration of the 'on' time of TR52, via Pulse Width Modulator IC51, Turn-on Pulse Amplifier TR55, TR51 and associated components.



Figure 3.7 Floating Power Supply Simplified Diagram

Zener diode D53 provides overvoltage protection and R70 gives a current limit of about 2A.

A Vo value of  $+5V<sub>D</sub>$  is output to board 5 via SK51.  $+5V<sub>S</sub>$  is output to provide voltage sensing. The signal is returned to the circuit and compared with the reference value supplied to IC51.

SKS1 also outputs 3lV and l7V ae for use on board 5 the 'floating power supply circuit.

2925g/0142g/JWS 3.12

## *3.10* TEST POINTS

 $\sim$ 

 $\big($ 

erra<br>S

 $\ddot{\phantom{a}}$ 

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\sum_{\substack{\alpha\in\mathbb{Z}^n\\ \alpha\in\mathbb{Z}^n}}\frac{1}{\sqrt{2}}\sum_{\substack{\alpha\in\mathbb{Z}^n\\ \alpha\in\mathbb{Z}^n}}\frac{1}{\sqrt{2}}\sum_{\substack{\alpha\in\mathbb{Z}^n\\ \alpha\in\mathbb{Z}^n}}\frac{1}{\sqrt{2}}\sum_{\substack{\alpha\in\mathbb{Z}^n\\ \alpha\in\mathbb{Z}^n}}\frac{1}{\sqrt{2}}\sum_{\substack{\alpha\in\mathbb{Z}^n\\ \alpha\in\mathbb{Z}^n}}\$ 

 $\bar{\alpha}$ 

The following Test Points are provided to assist in printed circuit board fault-finding.





( 2925g/0142g/JWS

 $\bar{\mathcal{A}}$ 

## CHAPTER 4

# Printed Circuit Board 14

## CONTENTS



2926g/0142g/JWS

 $\frac{1}{\sqrt{2}}$ 

#### 4.1 MICROPROCESSOR SET

(

This circuit controls the other logic boards and consists of a microprocessor IC40l. read only memory (ROM) IC4l2 to 415 and IC430, and random access memory (RAM) IC406 to 411.

IC401 contains all the functions required for multi-instruction processing; an arithmetic and logic unit: instruction decode and address registers; an instruction register: all of the clock and logic circuits reqUired for timing and a full complement of data bus lines.

The microprocessor can modify its sequence of addresses on the basis of the results of previous operations. It can also store its own state when interrupted (IRQ) and continue from where it left off, when the Interrupt cycle is satisfied.

#### 4.1.1 Read/write (R/W)

This signal determines the direction of data\_flow between the microprocessor and its peripherals. When R/W is at logic 1. Read is selected: when at logic O. Write is operative.

#### 4.1.2 Interrupt Request (IRQ)

Several of the 7081 and 7071 internal and interface interrupt signals (DMA INT-. RS232 INT-, GP-IS INT- etc.) are combined in IC13 on printed circuit board 3 to form an Interrupt signal to the microprocessor. A logic 0 IRQ- from IC13 causes the microprocessor to initiate the interrupt sequence which begins with the microprocessor, after finishing its current instruction, testing the Interrupt Mask in the Condition Code Register and storing the contents of its programmable registers in memory locations specified by the Stack Pointer.

IC13 outputs a unique set of values on its A, B and C outputs, dependent upon which of the interrupts has been generated, to IC15 which buffers the signals and passes them onto the data bus. The microprocessor reads these signals from the data bus and thereby knows which interrupt requires service. .

When the interrupt has been serviced, the microprocessor carries on from where it stopped .

control participation

#### 4.1.3 Non-Maskable Interrupt (NMI)

..--.\_ .... <sup>A</sup> .'7:

The Non-Maskable Interrupt (NMI) is recognised by the microprocessor as soon as the NMI- line goes to logic zero. The interrupt is used as a power-failure sensor.

Except for the fact that it cannot be masked. the NMI interrupt sequence is similar to IRQ. After completing its current instruction, the microprocessor stacks its registers, sets the Interrupt Mask and fetches the starting address of the MMI interrupt service routine.

4.1.4 Reset (RESET-) The Reset interrupt is used following power on to reach an initialising program that sets up system starting conditions. Therefore, the RESET- sequence is initiated by a positive going edge. Also, since it is normally used only in start-up mode, there is no reason to save the microprocessor contents on the stack.

------- ------- -------------,---------

 $\begin{pmatrix} 1 & 1 \\ 1 & 1 \end{pmatrix}$ 

 $\searrow$  .

4.1.5 Address Bus and Data Bus The 16 line (AO to A15) address bus controls data transfer between the microprocessor set, input/output interfaces, memories etc. The transference of data can take place over part of, or the whole of the 8 data lines of the data bus  $(D0$  to  $D7)$ .

4.2 ADDRESS DECODERS The Address Decode circuit provides enable signals for the rest of the circuitry on this printed circuit board and consists of decoders IC416. 417 and 418, 2-to-l Selector IC4l9 and associated components.

> IC416 uses address lines A13. A14 and AlS to generate logic 0 enable signals to the ROM and address decoder IC417. Refer to Table 4.1.





IC417 is enabled by a logic 0, \$4000 signal from IC4l6 to produce logic 0 signals. from address lines AID to A12, to PL401, IC419, IC420 and the DMA, IC402. Refer to-Table 4.2.

2926g/0142g/JWS 4.2

## Table 4.2 IC417 Operation



IC418 is enabled by the A14 and Al5 signals from the address bus, i.e. as long as both these signals are the same, IC418 uses address lines All, A12 and A13 to provide enable signals to the RAM. Refer to Table 4.3.





The inputs to IC4l8, are also dependent upon links LK3 to LK8. which are, in turn, dependent upon the RAM fitted. Refer to Table 4.4.





2926g/0142g/JWS 4.3

If HM6264 RAMs are fitted. the only enable signals generated by IC4l8 are \$0000 and \$2000.

IC4l9 1s enabled by the R/W signal from the microprocessor: a Read signal selects the IC419 B inputs for output and a Write signal selects the <sup>A</sup> inputs. The lA, 28, 3A and 4A inputs of IC419 are held to logic 1, the IB and 2A inputs to logic 0 and the 3B and 4B inputs are supplied by the \$5000 signal from IC4l7. Refer to Table 4.5.





The RD and WR outputs from IC419 are applied to the GP-IB Interface and the RAM. The R\$5000 and W\$5000 signals are fed off the printed circuit board via PL401 pins 35 and 34 respectively.

4.3 DIRECT MEMORY ACCESS (DMA)

The DMA procedure used in 7081 and 7071 can be briefly described as follows:-

- The microprocessor, (IC401), loads the DMA controller (IC402) with a starting address for the memory transfer and the number of words to be transferred.
- \* When the 7081 or 7071 input has data ready to be transferred to the memory or when the output is ready for transfer from the memory. the DMA controller sends a DMA request to the microprocessor.
- \* The microprocessor acknowledges the DMA request, floats its address and data buses and appropriate control lines. and . suspends any processing that requires use of the address and data bus.
- \* The DMA controller prOVides an address to memory and control strobes to read or write memory. The input/output provides or accepts the data on the data bus. After a data byte is transferred, the DMA controller increments its address register and decrements its word count register. If the reqUired number of words has not been transferred, the DMA controller repeats this step when the input/output is ready with the next data word.
- \* When the required number of words has been transferred. the DMA controller terminates the DMA request and interrupts the microprocessor to indicate that the DMA transfer is complete.

2926g/0l42g/JWS

The DMA interface consists of a l6-bit address bus. an 8-bit bidirectional data bus and the following control signals; BA+ or DMA GRANT, BREQ- or DMA REQUEST- and R/W.

The BREQ- (DMA Request) signal from the DMA circuitry commands the microprocessor to halt by going low. The Bus Available (BA+) signal from the microprocessor goes to a logic 1 when the microprocessor has halted and\_all three-state lines are in the high impedance state. The R/W line is a command signal from the DMA channel to control the direction of transfer through the DMA interface. For the system to operate correctly, the DMA circuitry connected to the microprocessor's address bus. data bus and  $R/\bar{W}$  line must have three-state outputs which are in the high impedance state when BA+ is low and the microprocessor is controlling the address. data and control buses. The time from the BREQ- line going low to the microprocessor halting and producing a BA+ (DMA Grant) will be variable depending on what instruction is being executed at the time BREQ- goes low and in which cycle of that instruction BREQ- goes low.

DMA requests involve two byte transfers; the first transfer has address line AO low (even address) and the second AO high (odd .. ..<br>address). Before and after each transfer, the DMA performs a dummy cycle.

There are two channels which make requests to the DMA: Channel 0, the Display. and Channel 1, the Floating to Earthy Data Link.

#### 4.3.1 Channel 0

Channel 0 requests are clocked by the 4800Hz signal from the I/O Clock circuit on printed circuit board 3. Twenty-four requests are made before the circuit generates an interrupt.

Once the DMA has the bus for a Channel 0 transfer, a dummy cycle occurs followed by the first DHA Transfer. When the transfer begins. Transfer Strobe - (TSTB-), Valid Memory Address - (VMA-) 'and Transfer Request 0 (TRQO+) fall to logic low. and. during the transfer. Even Data Strobe - (EDATSTB-) goes low to the Display for half an E clock cycle.

The DMA then performs two dummy cycles followed by the second transfer. During this-second transfer Odd Data Strobe -(ODATSTB) goes low to the Display for half on E clock cycle.

DSPDAT+ goes high on the rising edge of the 24th Odd Data Strobeand goes low on the rising edge of the next.

Refer to Figure 4.1 for the DMA timing for this channel.

2926g/0142g/JWS 4.5

#### $4.3.2$ Channel 1

Channel 1 requests, via the Data Received (DR) line from IC9 pin 19 on printed circuit board 2, are delayed in IC29 by five E clock cycles. If a Channel 0 request occurs during this delay, Channel 0 takes the DMA, as it has a higher priority than Channel 1, and clears IC29. Once Channel 0 has finished its transfer, the Channel 1 request appears at the DMA after a further five clock cycles. This delay circuitry prevents latch up occuring between the earthy and floating processors.

Channel 1 transfers are similar to Channel 0 transfers except that Acknowledge Data - (ACKD-) goes low during the first transfer (instead of EDATSTB-) and Acknowledge Status - (ACKS-) goes low during the second transfer (instead of ODATSTB-).



The dotted lines show the Channel 0 Data Chain cycle<br>TAKA  $\approx$  0 during this cycle, DSPDAT + goes high and low on the next cycle.

Figure 4.1 DMA Timing - Display (Channel 0)



The dotted lines show the Channel 0 Data Chain cycle TAKA = 1 during the time that  $TSTB - is low$ .

Figure 4.2 DMA Timing - Receive Floating Data (Channel 1)

If an End of String (EOS) character (ASCII 8D) is received during a DMA cycle, an EOS Interrupt is generated, i.e. EOS INT - goes low. The software services this interrupt and resets the DMA channel.

A DMA FL Interrupt is generated if more data comes in than expected or, if a negative acknowledge is received from the floating side.

Refer to Figure 4.2 for the DMA timing for this channel.

In order to exit from the DMA mode, the BREQ- line is switched high (synchronously with the clock), the BA+ signal returns low and the microprocessor resumes control of the bus. When BA+ falls low, the DMA channels address, R/W and data line are in the high impedance state.

#### $4.4$ GP-IB INTERFACE

The GP-IB Interface (IC420), with its associated bus-drivers, provides a means of connecting the voltmeter's microprocessor with external devices connected to the IEEE Standard bus. The handshake lines DAV, NRFD, NDAC are handled automatically by IC420.

Essentially the GP-IB Interface comprises fifteen registers, (one, the Address Switch Register IC424, is external to IC420). Seven of the registers may be written to by the microprocessor depending on the state of control lines RD. WR and RSO to RS2.

2926q/0142g/JWS

 $4.7$ 

4.4.1 GP-IS Address Selection

The voltmeter address and Talk/Listen Status are set up on switch sWaOl on printed circuit board 8. The values of the switch settings are then passed via socket SK801 to SK4l4 on printed circuit board 4 and from there via non-inverting line drivers IC424, to the data bus.

IC424 is enabled by a logic 0 \$5800 signal from IC417 in the Address Decode circuit.

4.4.2 GP-IS Signal Lines

The microprocessor/GP-IB Interface and GP-IB Interface/IEEE bus signal lines shown in Figure 4.3 are summarised below:



Fig. 4.3 GP-IS Interface Signal Lines

Bidirectional Data (DO-D7) These lines allow data transfer between the-microprocessor and the GP-IB. The data bus output drivers are three-state devices that remain in a high impedance (off) state except when the microprocessor performs a GP-IS read operation.

Chip Select (CS) IC4l7 selects the GP-IB interface by pulling the line low.

RD,WR These signals are generated by the microprocessor to control register access and the direction of data transfer on the data bus. In conjunction with control lines RS0 to RS2 (see below), the RD line, when low, selects one of the eight read only registers; when WR is low one of the seven write only registers 1s selected.

2926g/0l42g/JWS 4.8

Register Select (RSO, RS1, RS2). Used in combination with  $\overline{RD}$ and WR for register selection.

Interrupt  $(\overline{INT})$  The  $\overline{INT}$  output goes to the common interrupt bus for the microprocessor. The  $INT$  line is set active (low) when an interrupt occurs, and remains so until the microprocessor reads the Interrupt Status register.

Reset The active high Reset line is used to 'initialise IC420 during power-on/initialise. Reset is driven by an external power-up reset circuit.

Bus Management Lines (ATN. IFC, REN, SRQ, EOl) These lines are used to manage an orderly flow of information across the interface lines.

Attention (ATN) is sent by a controller'over the interface. During the ATN active state, devices monitor the data lines (DO to D7) for addressing or an interface command.

Interface Clear (IFC) This signal is used to put the interface system into a known quiescent state.

Remote Enable (REN) is used to select one of two alternate sources of device programming data: local or remote control.

Service Request (SRQ) When active, the signal indicates the need for attention in addition to requesting an interrupt in the current sequence of events. This indicates to the controller that a device on the bus is in need of service.

End or Identify (EOI) signals the end of a multiple byte transfer signal and, in conjunction with ATN, executes a parallel polling sequence.

Clock Input (CK) Derived from the microprocessor clock generator, this input is used to synchronise control and data transfer throughout the interface.

Signal Lines (DIOl to Dr08) These bidirectional lines allow for the flow of eight-bit ASCII interface messages and device dependent messages.

Byte Transfer Lines (NDAC, NRFD, DAV) These lines allow for the proper transfer of each data byte on the bus between talkers and listeners. NRFD is high to indicate that all listeners are "ready for data". A talker indicates that "data is valid" by putting DAV low and the transfer begins when NRFD falls low. Upon the reception of valid data by all listeners, NDAC goes high indicating that the "data has been accepted" by all listeners.

Transmit/Receive Control Signals  $(T/R1$  and  $T/R2)$  These two signals control IC421 and 422 which drive the interface bus. The transmit/receive inputs of REN, IFC and ATN are held high to receive, while SRQ is held low to transmit. Eor (transmit or receive) is controlled by T/R2.

2926q/0142g/JWS 4.9

## 4.5 TEST POINTS

The following Test Points are provided to assist in printed circuit board fault finding.





(TP1, 2, 3 and 5 are used with Locator).

## CHAPTER 5

# Printed Circuit Board 5

# CONTENTS



## Figures



 $\mathcal{L}_{\mathcal{A}}$ 

 $\sim$ 

 $\Delta \sim 10^4$ 

 $\sim 10^4$ 

 $\ddot{\phantom{a}}$ 

 $\label{eq:3.1} \frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\right)\left(\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\right)\right)^2\left(\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{$ 

 $\sim$ 

 $\bar{\mathcal{A}}$ 

2927g/0142g/JWS

 $\mathcal{A}$ 

 $\overline{\phantom{a}}$ 

 $\ddot{\phantom{a}}$ 

#### 5.1 INTRODUCTION

Board 5 contains the voltage-to-time converter, the *glug* counters, the microprocessor and the non-volatile memory (NVM). It also provides a clock divider and oscillator circuit. and the reference. ratio and ohms circuits for the instrument. The board has its own power supply. A schematic of these functions with their interconnections is shown in Figure 5.1.



Figure 5.1 Board 5 schematic

5.2 VOLTAGE-TO-TIME CONVERTER (Sheet 1)

This circuit. comprising an integrator. comparators. clock synchronised bi-stables and reference switching rETs/transistors, converts the voltage output from the main amplifier into two pulse trains. The pulses are used to gate the clock into a reversible counter which produces a nett count proportional to the measured input.

The integrator. which comprises IC201 (a d.c part) and IC202 (a conventional fast part) has the following inputs connected:

- 1. The input to be measured
- 2. The forcing waveform
- 3. +Reference. -Reference or QV.

With the input at OV, and a 160Hz forcing square wave applied continuously to the integrator. the output is driven alternatively positive and negative through the thresholds of the two comparators IC203 and IC204. "The state of the two comparators is followed by IC205. which synchronises the transitions to the clock. Outputs from IC205 are then used to drive FETs TR201 to

( 2927g/0142g/JWS 5.1

TR204, TR207, TR208 and transistors TR205, TR206, which switch the reference voltages or OV to the integrator input. With this arrangement the output will always remain dynamically balanced about zero, irrespective of the input to the integrator.

The ratio of R202 to R201 is set so that, without calibration. the instrument is guaranteed to read high and a calibration constant of <1 is required. This ensures that there are no missing digitised codes.

5.3 REFERENCE VOLTAGE (Sheet 2) The reference voltage  $(+10V, -10V)$  is generated from D301 by IC305 and scaling resistors R306 a to d. IC306 and R305 determine the zero of the V-to-T convertor as they are used to center the reference voltage.

IC307 switches between +lOV and -lOV to generate the forcing waveform. R310 and R3ll reduce transients (due to this switching) on the reference voltage.

R308 and R309 current limit the reference output in the event of a short-circuit. 0302 ensures that, at power-up. the reference circuit starts-up in the correct direction. (The reference circuit has two stable operating states.)

The remainder of the circuit is concerned with

- (a) setting up the linear component of the temperature coefficient of 0301 and
- Cb) compensating for the curved component of the temperature coefficient of D301.

The linear component is controlled by IC30l, which is a D-to-A convertor, and IC304, which is a buffer. The digital signals present on TCl to TC6 control the output current of IC30l and thus the output voltage of IC304. which may swing between DV and -lOV. This in turn varies the current through 0301 and hence varies the linear temperature coefficient. R303 converts the output sWing of ov to -lOV into a current swing through the diode.

The curved component of the temperature coefficient is compensated for by D351. IC351 and associated components.

D351 generates a current proportional to absolute temperature of luA/K. This is offset by a current through R351 such that. at 27°C (300K), the voltage at pin <sup>2</sup> of IC35lA is approximately zero. As a result, IC351B output will also be at zero. since it has no input. and transistor IC352 pins 3,4,5 will be biased off.

When the temperature is less than 27°C. IC351A pin 2 goes negative. This produces a positive output, which is fed back via D352. Hence IC351A acts as a virtual earth amplifier with an input of  $l_{\mu}A$  for every degree Centigrade below 27°C.

2927g/0l42g/JWS 5.2

The ratio of R352 to R353 (6.8k:lOk) causes a positive current to flow into IC35lB virtual earth. and an equal current of *+O.6vA/oC* to flow through transistors IC352 pins 1.2,3,9,10 and 11.

The action of IC352 is similar to that of the rms convertor and the output current from IC352 pin 5 is (Iin)2/Iref where Iref is the current supplied by R354. Hence a square law relationship is established between the output current and the input current.

When the temperature is greater than 27°C. IC351A pin 2 goes positive. This produces a negative output, which is blocked by *D352.* Hence. the voltage at IC351A pin 2 (source impedance 33k-R351) is developed across the load of R352 and R353 in series. The current at IC35lB pin 6 (virtual earth) is again 0.6µA/°C and causes an equal current to flow through IC352 pins 1,2,3,9,10 and 11.

The result is that for all temperatures a positive current of *O.6pA/oC* flows into IC351B virtual earth, i.e. IC35lA effectively performs the function of the absoluter in the AC RMS converter.

The output current from IC352 pin 5 is therefore:

$$
\frac{\left[\left(T-27\right)x0.6\right]z}{I \text{ ref}} \quad \text{µA}
$$

where T is the temperature in degrees Centigrade.

The output current is developed across R355, so that it is added to the zener voltage. This is because the diode characteristic is such that on either side of 27°C, the voltage falls.

## 5.4 RATIO CIRCUIT (Sheet 3)

Ratio measurements are performed using Hi and Lo lines. The voltages are switched through their own amplifier to avoid difficult switching of the main input amplifer. The ratio signals are routed into the main system just before the integrator.

TR502 'buffers the input and generates bootstrapped rails to power the main amplifier IC502. TR504 protects IC503 against over voltage during negative measurements.

Switching allows either the ratio output. the input amplifier output, or zero to be measured. Zero is used during a drift correct or self-test. Transistors TR505 and TR506 are used to switch the signals as long as the input or output lies in the range  $-15V < V < +15V$ .

To prevent variation of resistance at turn-on. transistors TR505, TR506, TR508, TR509, TR516 and TR517 must be turned on by a voltage which has a fixed value above the signal voltage. This is supplied by the input signal 'I/p AMP + 5V BOOTSTRAP'. If this is not the case, non-linearity occurs as the input impedance to the integrator is only 160kQ.

Relay RLl isolates the current source terminals from the current sources in non-kohm modes, when a two-wire cable is being used and RL501 connects the  $10\mu$ A current source straight into the integrator for the kohm self-test facility.

5.5 OHMS CIRCUIT (Sheet 4)

True four-terminal ohms measurements are made since the current source is floating with an independent power supply. The reference is transferred across to the independent supply using IC60l, IC602 and optocouplers IC605 a and b to give isolation. The only currents which flow between the two sections are insulation leakage currents and amplifier bias currents (~10pA).

The reference is generated across R604. This provides a current which regenerates a voltage across R609. This is then applied across either R611 or R612 to create either 10µA or lmA. FET sWitching is employed and hence a separate current switch and voltage sense FET is required for each position.

0608 ensures that the voltage dropped across TR607 and TR609 does not forward bias the gate-source junction and 0605, D609, D6l0 are protection diodes in the event of a mains voltage being inadvertantly applied to the terminals.

In some cases the reference voltages collapse briefly after power-up and this can inject current into pin 10 of IC601 and IC602 via capacitors C605 and C606. R616 and R617 limit this current to a value which does not cause latch-up.

Since the power rails are assymetrical about *OV* and only one transformer winding is used. D615 is included in the circuit to improve the balance and equalise the voltage stress on IC607 and IC608.

This circuit is used for measuring resistances up to  $1$ M $\Omega$ . Above this value a conductance method 1s used, ratio-ing the unknown resistor to the 9.9MQ attenuator resistor. The switching for this is done in the input attenuator.

5.6 GLUG COUNTERS (Sheet 5) The outputs from the V-to-T converter -GLUGA, +GLUGA, +GLUG and -GLUG are used to gate clock into a reversible counter chain comprising IC812, IC807, IC810 and IC811.

> If the output of NOR-gate IC822 pin 10 rises to logic high. the counters are inhibited.

2927g/0l42g/JW'S 5.4

The  $\overline{Q}$  output of D flip-flop IC835 determines the\_direction of the count: if Q goes low, the counters count up, if Q goes high, the counters count down. As the 0 and Clock inputs to IC835 are permanently tied to  $V_{EF}$ , the state of the Q output is solely dependent upon the state of the Rese<u>t and Clear inputs, i.</u>e. -GLUGA and +GLUGA respectively. If -GLUGA goes low, the Q output also goes low and conversely. if +GLUGA goes low, the Q output goes high.

+GLUGA and -GLUGA are derived from the Q outputs of IC205 band d in the V-to-T converter. IC205 b has comparator IC203 output applied to its D input and IC205d has comparator IC204 output applied to its D input. Both flip-flops are clocked by the 5.24MHz clock signal from IC835 in the clock oscillator circuit. Figure 5.2 shows the timing of +GLUGA and -GLUGA generation and the operation of the counter enable direction pulses.

The Q output of IC205b is applied to the D input of IC205a which outputs +GLUG on the next rising clock edge to ICS2l pin 10 and rC822 pin 8.

IC821 gates together +GLUG and +GLUGA to supply the 'clear' signal for IC8l3. Clear is generated when both +GLUGA and +GLUG are logic high.

The  $\overline{Q}$  output from IC205d is also applied to the D input of IC205c which outputs -GLUG on the next rising clock edge to IC822 pin 9. IC822 provides 'chip enable' for IC812 as previously described.

IC813 acts as a glug synchronisation monostable and is continuously triggered until the final count down pulse, when the  $Q_B$  output (pin 13) goes low. Latches IC809 and IC808 then record the contents of the counters. After O.5ps, IC813 triggers to reload the counters with zero and to send an interrupt request (IRQ-) to the microprocessor IC801. The microprocessor then reads the contents of the two latches (by sending GLUG HIand GLUG LO- via IC805) and also re-enables IC813 in readiness for the next glug input.



-----,- -------- ------------



5.7 CLOCK DIVIDER (Sheet 5)

A mains derived 17VAC signal is buffered and isolated by IC303 before being applied to IC834. The output from IC834 pin 6 is applied to the microprocessor IC801 pin 19, which measures the mains frequency and sets its 400Hz, 60Hz lines accordingly. Refer to Table 5.1.





If the mains frequency is equal to 50Hz, the  $Q_C$  output of IC819 is low to IC822 pin 2. IC822 therefore passes the mains frequency (50Hz) to the clock input of IC820. 60Hz is high to the A input enabling IC820 to divide the input frequency by 5 to give 10Hz at its  $Q_B$  output. If the mains frequency is 60Hz, 60Hz is low and IC820 divides the input by 6 to give 10Hz at QB. With a 400Hz mains frequency, the top half of IC819 is enabled giving 400 + 8, ie 50Hz, at its  $Q_C$  output. IC822 is disabled at pin 6 but enabled at pin 2 to pass this 50Hz signal to IC820 pin 2. IC820 then divides the frequency by 5 to give 10Hz at its  $Q_B$  output.

2927g/0l42g/JWS 5.6

The bottom half of IC819 is driven by IC814 and IC815. IC814 is clocked by the 5.24MHz signal from the clock oscillator circuit. The 5.24MHz signal is repeatedly divided down by IC814 and IC815 until 160Hz is output to IC819 clock input. IC819 divides this clock by 16 to give the 10Hz signal for IC824.

The forcing waveform drive signal for the reference circuit is also derived from IC814 and IC815. The  $Q_A$  (640Hz) and  $Q_C$ (160Hz) signals from IC81S are applied to the 03. DI, D2 and DO inputs respectively of IC833. When IC833 receives a logic high FWS signal from IC830, it outputs 640Hz at YO to the reference circuit. (The 640Hz signal is used when the unit is configured for nines <sup>=</sup> 3). If FWS is at logic low. IC833 outputs 160Hz to the reference circuit.

5.8 CLOCK OSCILLATOR (Sheet 5)

The mean dc level on C814 controls the varactor diodes D808 and DB09, the capacitance of which determines the frequency of the LC oscillator (TR8DS. LaOl etc.) The output from the clock oscillator is applied via TR806 and TR807 to IC835 which divides the frequency by two to give a clock output. This is divided by 524288 (219 ) to give the lOHzC signal from ICBl9/818. The IOHzC signal is phase-locked to the 10Hz derived from the mains input. Thus. the clock oscillator outputs approximately 5.24MHz which varies with the mains frequency.

5.9 NON-VOLATILE MEMORY (NVM) (Sheet 5)

The NVM (IC804) is organised in 1024 x 4 bit nibbles and is accessed via the normal address bus, to specify the NVM address. and the microprocessor (IC80l) port 1 (PlO to PIS). to specify the function required and to pass data.

The NVM has logical addresses in the range 0 to 1023 and physical addresses in the range 0 to 2046 (even values only). Since the .access time of the NVM is slower than the normal microprocessor cycle time, the NVM is addressed twice for each operation. IC805, 823 and 806 convert an even address into the address to be accessed and assert 'chip select'. An odd address causes chip select to be unasserted.

As the NVM holds the calibration data for the instrument. the integrity of the storage is vital. Two data validation measures are used:

- 1. The information is duplicated on two pages.
- 2. Each page has an 8-bit checksum (stored in two consecutive nibbles). Since a simple checksum would not detect an 'all zeroes' failure, the stored checksum is offset by a value held in ROM (IC803). At calibration the information is written into both pages.

2927g/0142g/JWS

 $\overline{C}$ 

At power-up. information is read out of the NVM as a complete page. Page 1 is checked first by the microprocessor (IC801) and. if it is found to be correct, it is transmitted to the 'earthy' processor IC401 on board 4. If page 1 is found to be faulty, page <sup>2</sup> is checked. If page <sup>2</sup> is found to be correct, it is transmitted across: the 'earthy' processor uses this page whilst flagging a non-fatal error condition to the user. If page <sup>2</sup> is also faulty, the 'earthy' processor will use page 2 information whilst flagging a calibration error condition to the user.

An NVM erase voltage is generated by TR804, 0806 and associated components, but is present at the NVM only when (i) the NVM is addressed (i1) an even address is applied to IC806, and (ii1) Write is enabled. The NVM is not necessarily erased if the Erase voltage is present; erase has to be enabled first.

5.10 FLOATING POWER SUPPLY (Sheet 6) This circuit produces the floating power for the analogue circuits.

> The ±15V supplies are produced from <sup>a</sup> bridge rectifier circuit, D901 and voltage regulators IC901. IC902. The ±28V supplies are obtained from the same inputs via a voltage doubler and voltage requlators IC903 and IC904.

5.11 TEST POINTS The following Test Points are provided to assist in printed circuit board fault-finding.

Table 5.2 Test Points

Test Point (TP)	Signal
201	Integrator
202	-Gluq
203	+Glug
204	Glugs
205	0V
301	Current
302	10V Ref
303	$-10V$
304	3.8V
305	0V
501	Ratio In
502	Ratio 6V
503	Ratio -6V
504	Ratio Out
505	0V
601	10V
602	$-10V$
603	$-25V$
604	0V
605	22V
606	37V
607	IC604 Input
608	IC604 Output
609	Ohms Control
801	Free S/S
802	Clock
803	<b>GND</b>
804	\$6400
805	$-15V$
806	\$6500
807	Frequency
901	<b>28V</b>
902	15V
903	0 <sub>V</sub>
904	$-15V$
905	$-10V$
906	$-28V$

 $\sim 10^6$ 

 $\mathcal{L}^{\text{max}}_{\text{max}}$ 

 $\sim 10$ 

# CHAPTER 6

# Printed Circuit Board 6

# CONTENTS



# Figures





 $\mathbb{R}^2$ 

# 2931g/0142g/JWS

 $\lambda_{\rm{max}}$ 

6.1 INTRODUCTION

Board 6 contains the input and signal conditioning circuits for the instrument. including the input amplifier. ac attenuator and  $rms$  converter. A schematic of these functions, with their interconnections. is shown in Fig 6.1.



Figure 6.1 Board 6 schematic.

6.2 ATTENUATOR (Sheet 1)

The voltmeter input signals, from either the front or rear panel connector, enter printed circuit board 6 and are fed, via the front/rear switch 51, through various combinations of relays and resistors, depending upon the measurement function selected. The resistors attenuate the signals to the levels required for the voltmeter's circuitry. Table 6.1 indicates the relays made for different measurement functions.





2931g/0142g/JWS 6.1

Note: RL7 is closed whilst RLS opens or closes.

AC input signals are passed onto the AC Attenuator and Buffer; de and resistance signals to the DC Ranging circuit.

6 .3 INPUT AMPLIFIER (Sheet 2)

The voltage applied to the amplifier, via the Hi and Lo lines, is limited by diodes D401 and 0408 to protect the circuit from accidental overload. The limited voltage is then applied to input FET pair TR401. IC401 is connected to the drains of TR401 to improve the common mode rejection and hence the settling time to transients: if the offset does not change the chopper channel need not resettle.

The output from IC40l is fed directly to IC402 and from IC402 to the amplifier output limit circuitry.

The offset from TR40l is fed, via a filter circuit consisting of R407, R408 and C404, to a bridge modulator made up of four low leakage FETs: TR406, TR407, TR408 and TR409. IC406 provides anti-phase switching signals for the modulator. The amplitude of these signals is determined by diode D404. The resultant modulated signal from the FETs is then amplified by low noise amplifier TR404 and high gain amplifier IC404.

Any de output is removed by capacitor C4l0 and the signal is demodulated by IC405 and its associated components.

The amplified offset is fed back into IC401 via R406, which is balanced by R404 to give rejection of rail noise.

IC402 is unity gain stable but TR401 provides gain for its inputs. This extra gain is "lost" by C40l (R402 + R40l) in the lower limit and R403 (C40l) in the upper, limit. The result is to make the combination of TR401 and R403 have a gain of one and no phase shift at high frequencies.

The cross-over frequency between the high frequency amplifier and the chopper channel is approximately 8Hz so that a 6dB per octave roll-off is maintained for most frequencies.

TR412 and IC402 provide low voltages which are defined relative to  $\cdots$ the input voltage, e.g. -6.2V. These can be used to provide rail currents for TR401 and TR404.

6.4 OC RANGING (Sheet 3) The gain of the main input amplifier is controlled by the scaling resistor network in this circuit. The network also provides an  $\overline{\phantom{a}}$  additional measure of input amplifier protection, relative to the bootstrap.

#### 6.4.1 Input Protection

(

 $\begin{pmatrix} 1 & 1 \\ 1 & 1 \end{pmatrix}$ 

Despite the use of an input attenuator. large input swings could still overdrive the input amplifier. The input protection circuit provides an extra safeguard. limiting the signal line excursions to approximately 15V. The circuit consists of diode 0101, zener diode 0102, 0103 and associated resistors.

6.4.2 Ranging Resistors RIll to Rll4 form the feedback paths for the input amplifier. The feedback. and hence the gain. is selected by one of the F.E.T. switches TRIOl to TRI03 which are driven from board 5 via the optc-isolators in ICI04.

#### 6.5 AMPLIFIER. OUTPUT LIMIT (Sheet 3)

This circuit, which consists of operational amplifiers IC102, ICI03, diodes 0107 to 0114 and associated components, ensures that the input amplifier output does not exceed ±15V. If the output is within these limits, the voltage at the non-inverting inputs to IC102 and IC103 is within ±lOV. The circuit operation is as follows:

## DV input to ICI02

Amplifier output equals  $-12V$ . D112 is forward biased, thus enabling the IC102 feedback loop. ICI03 output equals +l2V, but its inverting input is kept at -lOV by the reference input. Under these conditions. 0107 and 0108 are reversed biased and no current flows to DI09. 0110. RIIO.

+lOV input to ICI02 Amplifier output equals -2V. D112 is still forward biased. ICl03 output equals +22V, therefore <sup>0107</sup> and <sup>0108</sup> are still reverse biased.

## +1SV input to ICI02

Amplifier output rises above -2V. D112 is reversed biased. thus disabling the feedback loop. The amplifier (ICl02) output therefore rises rapidly in an attempt to equalise its inputs. IC103 output, on the other hand, continues to track the input  $(V_{in} + 12)$  because of the -10V reference applied to its<br>inverting input. Therefore, as TP106 rises to the rail voltage and TP107 equals +27V. diodes D107 and D108 become forward biased switching 0109, 0110, RIlO onto the input amplifier feedback loop.

#### Large negative voltages input to ICl02

Dl14 in the feedback loop of ICl03 becomes reverse biased and forces ICl03 output more negative in an attempt to equalise its inputs. ICI02. on the other hand, continues to track negative inputs. 0107 and 0108 are again forward biased and switch 0109, 0110, RIIO into the input amplifier feedback loop.

 $\bar{A}$ 

6.6 AC ATTENUATOR AND BUFFER (Sheet 4) This circuit is required to accommodate either rms ac only or the rms of the BC + de. For the ac only case, RL701 is closed, RL702 open. For the ac + de case, both RL70l and RL702 are closed. In.

any other mode RL702 is closed to keep C7al discharged.

The ac gain of the attenuator is one at RL703 for high frequencies. At low frequencies the gain is rolled off by C701, R703, 707 and 708 in the ac only mode but, in the ac + dc mode, the gain begins to roll off because of C70l, R703, 707 and 708 and then, flattens off again at about 0.95 because of R702. Therefore, to give a flat ac + dc response, a similar network, C702. R701 and R704 is introduced into the feedback path of buffer amplifier *lCl05.*

For ac only, the buffer amplifier has a gain of one at all frequencies. In practice, a large capacitor is put in series with TR704 (C703). This gives a slight lift in response at low frequencies to counteract the effect of C701 at frequencies just above the cut-off'point.

In the 100mV and IV ranges. the signal passes through R7ll at low frequencies and R722 plus C709 at high frequencies to clamp diodes D712 and D713. The combination of R711 and C709 in parallel, combined with the amplifier input capacitance, gives a gain of about 0.9985.

For the 10V and *lOOV* ranges, the attenuator is put 1n the +100 position and the buffer set to either Xl or XIO. C706 and C720 compensate for capacitance across R703.

For the 1000V range, the attenuator is put in the  $\div 1000$  position (R706) .

For ac self-test. the attenuator is set to the *1000V* position and a square wave generated from the forcing waveform is injected into the bottom of the attenuator. This method of injecting a low signal into the attenuator gives good isolation from the test voltage when normal measurement is being made without adding another relay to the sensitive input amplifier node.

IC705 forms the basis of the buffer amplifier. C704 is included in the circuit to prevent: IG705-oscillating in the region of 50Hz. A gain of either 1 or 10 1s required from the buffer amplifier, both with a bandwidth of at least 7MHz. TR703 and associated components C714, R721 and R720 provide the gain of 10. They are switched into the feedback loop by IC706. 0716. D715, 0717 and TR702 acting as a common-base amplifier. IC706 pin 1 is logic low so that D715 is forward biased and D716 causes the cathode of D715 to clamp at -9V. TR702 is an emitter follower which drives the common-base amplifier.

C712 compensates the feedback attenuator for the capacitive loading by the various components connected through TR706 when it is turned on.

 $2931$ g/0142g/JWS 6.4  $\bigcup_{n=1}^{\infty}$ 

To get a gain of one. the output stage is saturated; for this, the bias to TR703 is changed by turning off *the* low collector output,. pin 1, of IC706. As a result, current flows from the positive rail through R70Sf, g, R7l6 and R720 (D7lS is now reverse biased), and turns TR703 on. This effectively couples the emitter follower TR702 directly to the output. R7l8 is needed to decouple TR702 from the output load. which is fairly capacitive. Feedback is now unattenuated through TR705, giving an overall gain of one.

IC704 guards the sensitive input- lines to the buffer amplifier and reduces the capacitance to ground. It also provides switch-on drive for TR704. TR705 and TR706.

- 6.7 AC RMS CONVERTER (Sheet 5) The rms converter can be divided into two specific sections:
	- 1. The absoluter, which converts the alternating signal into one with a single polarity.
	- 2. The converter, that converts the varying single polarity input into a dc signal which represents the rms value of that input.
- 6.7.1 The Absoluter

The absoluter consists of a fast virtual earth amplifier with a pair of diodes in the output that generate the positive and negative components of the output signal separately. The bandwidth of the rms converter depends primarily on the bandwidth of this circuit and, for this reason, it is constructed to be as fast as possible. To speed up the output transition, from positive to negative polarity, the two diodes are driven by a constant current stage.

The input current is generated by .R750 and the feedback is through R750 or R753 depending on the polarity. The positive output voltage is added to the original input signal (but with tw1ce the weighting) through R75l. Thus. for an input of -5 volts, the converter has an input current of:

 $-5 + 25 = 5$  $\overline{10k}$   $\overline{10k}$  =  $\overline{10k}$ 

For an input of +S volts, the converter input current equals:

 $S_+$  +  $0S_-$  S  $\overline{10k}$   $\overline{10k}$  =  $\overline{10k}$ 

i.e. the input current is always positive.

The amplifier consists of two paths; a fast, low accuracy path and a slow, high accuracy path.

The fast path is through TR762 (a source follower), TR763 (an emitter follower), TR751 (common base) and TR764 which 1s the' constant current output stage. The 100kHz frequency response is set by RV752. This component controls the phase shift of network C760, R759 and RV752 at 100kHz. and hence the gain.

2931g/0142g/JWS 6.5

The slow path is through integrator IC752. Change over from one path to the other occurs at 100kHz.

#### 6.7.2 The converter

The basic amplifier is very similar to the absoluter amplifier. but with RV/52 replaced with a fixed resistor *(R767)* and a variable resistor (RV753) added. This allows the gain bandwidth product to be adjusted and. in effect. allows the IMHz gain to be controlled.

A simplified circuit diagram of the converter 1s shown in Figure 6.2.

- i) Transistors A and B. in conjunction with IC753. produce a voltage at the emitters of Band C, which 1s equal to  $2log_eI_{in}$
- i1) D develops a voltaqe at its emitter which is equal to  $\log_{\mathsf{e}} \text{aV(I}$  ), where  $\text{av(I}_{\text{out}})$  is the average value of lout derived from the filter output.
- iii) The difference between (1) and (i1) is developed across the base emitter junction of C to produce  $I_{\text{out}}$ :

 $exp(2log_e I_{in} - log_e av(I_{out})) = I_{out}$ 

which implies

 $\frac{If_{\text{in}}}{\cdot} = I_{\text{out}}$ av(lout)

(iv) This is filtered again. to give:

```
av[I<sub>fn</sub> - av(I<sub>out</sub>)] = av[I<sub>out</sub>]
```
which implies

avI $_{n}$  = [av(I<sub>OUt</sub>)]<sup>2</sup>

or

 $av(T_{\text{out}}) = \sqrt{av}T_{\text{in}}$ 

In other words, the filter output (av $I_{out}$ ) is  $\sqrt{\text{av}}$ <sub>in</sub> which is simply the definition of the rms value of Iin.

To obtain good gain stability transistors A and D are a matched pair: similarly Band C. Any offset between these transistors appears as a gain error given by:

 $exp(log_e I + V_{offset}) = I_{exp} V_{offset}$ 

If  $V_{\text{offset}} = 0$ . exp  $V_{\text{offset}} = 1$ .

2931g/0142g/JWS 6.6
However, even the use of matched pairs can give a certain improvement only. particularly with respect to long term drift, so the circuit goes one stage further.

Transistor pair A and D are swapped over at a rate of 10Hz, similarly  $B$  and  $C$ . The effect can be seen mathematically, i.e. the output is given by

 $Xexp(log_eI + V_{offset}) + Xexp(log_eI - V_{offset})$ 

 $=$  % [Iexp V<sub>offset</sub> + Iexp (-V<sub>offset</sub>)]

For small values of  $V_{offset}$ , a Taylor expansion may be used. i.e.

exp  $V_{\text{offset}} = 1 + V_{\text{offset}} + V_{\text{offset}}^2$ 2

giving:

 $\Big($ 

 $X[Iexp V_{offset} + Iexp (-V_{offset})] = XI(2 + V_{offset})$ 

$$
= I(1 + \frac{\text{V8ffset}}{2})
$$

The unchopped error would have been:

$$
I(1 + V_{\text{offset}} + \frac{V_{\text{8ffset}}}{2})
$$

The components which achieve the switching are TR770 to TR779 inclusive. They are driven through resistors to minimise the transient disturbance by IC750, which switches between -lSV and -l.3V. TR780 performs logic level shifting.

If the voltmeter is using an integration rate below lOOms on ac. a reading may be generated with the chopper in one of two states and no averaging effect will occur. Thus, as a result of V<sub>offset</sub>, two possible outputs could occur, differing by more than one bit. For this reason, RV7S1, R79l and R790 are included to reduce the offset to a minimum.

المناجلة

2931g/0142g/JWS 6.7



Figure 6.2 Converter

6.8 TEST POINTS The following Test Points are provided to assist in printed circuit board fault-finding.

<b>Test Point (TP)</b>	Signal
101	НI
102	LO
103	DC Output
104	Bootstrap
105	OV Mytchett
106	+15 Clamp
107	$-15$ Clamp
401	Bootstrap
402	Chopper Output
403	Demodulator Output
404	Demodulator
405	ΩV
702	AC Bootstrap
705	Buffer Output
750	Rectifier Bias
751	Log Bias
753	Bias
756	Log Drive
757	RMS Output

Table 6.2 Test Points

2931g/0142g/JWS

### CHAPTER 7

# Component Parts Lists and Circuit Diagrams

## CONTENTS

 $\sim 10$ 

Page



# Parts Lists

 $\mathcal{A}^{\mathcal{A}}$ 

 $\mathcal{A}$ 

 $\mathbb{Z}^{\mathbb{Z}}$  .

ù.

 $\ddot{\phantom{a}}$ 



# Circuit Diagrams

 $\mathcal{L}_{\mathcal{A}}$ 



 $\cdot$ 

#### 7.1 INTRODUCTION

(

This chapter contains detailed Parts Lists and Circuit Diagrams for each of the printed circuit boards fitted in the instrument. When ordering spare parts, it is essential to quote the instrument serial number, located on the rear panel. as well as the full description shown in the appropriate parts lists.

#### 7.2 Component Parts List Abbreviations

### 7.2.1 Circuit Reference

- B Battery
- $C -$  Capacitor ( $\mu$ F)
- CSR Thyristor
- D Diode
- FS Fuse
- IC Integrated Circuit
- L Inductor
- LP Lamp (including Neon)
- LK Link
- MSP Mains Selector Panel
- PL Plug
- 7.2.2 Component Types
	-

 $R$  - Resistor  $(\Omega)$ RL - Relay

- RNL Non Linear Resistor (Q)
- $RV$  Variable Resistor  $(\Omega)$
- S Switch
	-
	- SK Socket
	- T Transformer
	- TP Terminal Post (or Test Point)
	- TR Transistor
	- X Other components

### Variable Resistors

CACP Carbon Cornpositiion CAFM Carbon Front Panel Multiturn CAFM Carbon Film CAFS Carbon Front Panel Single Turn CKCA Cracked Carbon CAPM Carbon Preset Multiturn 'MEFM Metal Film CAPS Carbon Preset Single Turn MEGL Metal Glaze CMFM Cermet Front Panel Multiturn<br>MEOX Metal Oxide CMFS Cermet Front Panel Single Turn<br>POWW Power Wirewound CMPM Cermet Preset Multiturn PRWW Precision Wirewound CMPS Cermet Preset Single Turn TEMP Temperature Sensitive CMPS Cermet Preset single Turn TKFM Thick Film **WWFM Wirewound Front Panel Multiturn** TNFM Thin Film WWFS Wirewound Front Panel single Turn VOLT Voltage Sensitive WPM Wirewound Preset Multiturn WWPS W1rewoud Preset Single Turn

#### Capacitors

A-IR MLAC Metallised Lacquer  $\sqrt{2}$ Air  $\sim 100$ Alurninimum Electolytic Paper Foil PAPF ALME Aluminimum Solid Paper Metallised ALMS PAPM Polycarbonate PTFE PTFE CARB Ceramic Polyproylene Film CERM PYLN Polyester Foil ESTF Polystyrene STYR Polyester Metallised Tantalum Dry ESTM TAND Tantalum Foil Mica MICA TANF GLAS Glass TANW Tantalum Wet

2890g/0l42g/JWS 7.1

PCB 1 Parts List



 $\sim 10^{-1}$  and

 $\sim$  -  $\sim$   $\sim$   $\sim$   $\sim$   $\sim$   $\sim$   $\sim$ 

 $\sim$   $\sim$ 

 $\sim$ 

 $\sigma$  ) and in the  $\tau$ 

 $\overline{\phantom{a}}$ 

 $\sim$  100  $\,$ 

2890g/0142g/JWS 7.2

# PCB 3 Parts List

 $\sim 200$ 



 $\sim$   $-$ 

 $\sim$ 

( 2890g/0142g/JWS 7.3

 $\sim 10^{-11}$ 

 $\sim 10^{-10}$ 

PCB 3 Parts List (cont.1)



 $\sqrt{2}$ 

 $\overline{\phantom{a}}$ 

 $\begin{pmatrix} 1 & 1 \\ 1 & 1 \end{pmatrix}$ 

 $\sim$  14  $\mu$ 

 $\ddot{\phantom{1}}$ 





 $\overline{a}$ 

 $\ddot{\phantom{0}}$ 

 $($  2890g/0142g/JWS 7.5

 $\lambda$ 



2890g/0142g/JWS 7.6

 $\sim 10^{-10}$ 

 $\sim 10^7$ 

 $\sim 10^{-1}$ 

# PCB 3 Parts List (cont.4)



 $\mathcal{L}$ 

 $\epsilon$ 

 $\bar{\mathcal{A}}$ 

 $\varphi_{\rm c}$ 

 $\mathcal{L}(\mathcal{A})$  and  $\mathcal{L}(\mathcal{A})$  .

 $\ddot{\phantom{a}}$ 

 $\sim 10^{11}$ 

 $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1$ 

PCB 5 Parts List



 $\cdots$ 

2890g/0142g/JWS 7.8

PCB 5 Parts List (cont.l)



 $\bar{\beta}$ 

PCB 5 Parts List (cont.2)

 $\langle \rangle$  .



 $\bar{\mathcal{O}}$ 

 $\mathcal{A}^{\mathcal{A}}$ 

 $\mathcal{A}^{\prime}$ 

# PCB 5 Parts List (cont.3)



2890g/0142g/JWS

L.

 $\overline{\mathbb{C}}$ 

7.11

 $\sim$  $\rightarrow$ 

 $\perp$  .



 $\begin{pmatrix} 1 & 1 \\ 1 & 1 \end{pmatrix}$ 

2890g/0142g/JWS

 $\mathcal{L}$ 

7.12

# PCB 5 Parts List (cont.5)

 $\sim$   $\mu$ 

 $\mathcal{A}$ 



 $\hat{\mathcal{A}}$ 

 $\ddot{\phantom{a}}$ 

2890g/0142g/JWS

 $\overline{a}$ 

7.13

 $\ddot{\phantom{a}}$ 

PCB 5 Parts List (cont.6)

 $\pm 1$ 

 $\begin{array}{c} \hline \end{array}$ 

 $\sim 10^5$ 

 $\sim 10^{-1}$ 

 $\mathcal{A}$ 



2890g/0142g/JWS 7.14

 $\sim 10^{-11}$ 

## PCB 5 Parts List (cont.?)



2890g/0142g/JWS 7.15

 $\frac{1}{2}$ 

 $\sim 10^6$ 





2890g/0142g/JWS 7.16

 $\varphi$ 

 $\subset$ 

PCB 5 Parts List (cont.9)

 $\ddot{\phantom{a}}$ 

 $\ddot{\phantom{a}}$ 



 $($  2890g/0142g/JWS 7.17

 $\widehat{C}$ 

 $\ddot{\phantom{a}}$ 

 $\sim$ 

 $\overline{\mathcal{L}}_{\mathcal{A}}$  ,



 $\mathcal{L}^{\text{max}}_{\text{max}}$  , where  $\mathcal{L}^{\text{max}}_{\text{max}}$ 

 $\sim 10^{-10}$ 

 $\mathcal{L}^{\text{max}}_{\text{max}}$  and  $\mathcal{L}^{\text{max}}_{\text{max}}$ 

 $\bar{z}$ 

 $\mathcal{L}_{\mathcal{A}}$ 

 $\bar{z}$ 



(- 2890g/0142g/JWS 7.19



 $\sim$  $\sim$   $-$ 

2890g/0142g/JWS 7.20

 $\langle$ 

 $\sqrt{2}$  ,  $\sqrt{2}$ 



2890g/0142g/JWS

 $7.21$ 

 $\alpha$  .

PCB 6 Parts List (cont.4)



2S90g/0142g/JWS 7.22

 $\left(\begin{array}{c} 0 \\ 0 \end{array}\right)$ 

į,

## PCB 6 Parts List (cont.5)

 $\sim$   $t_{\rm c}$ 

 $\mathcal{L}_{\mathcal{A}}$ 



 $\bar{\omega}_k$ 

 $\Delta$ 

2890g/0142g/JWS 7.23



 $\mathcal{N}$  . .

للمستشاب

 $\omega$  .

 $\hat{\boldsymbol{\epsilon}}$ 

## PC8 6 Parts List (cont.7)

 $\ddot{\phantom{a}}$ 

 $\omega_{\rm c}=\omega$ 

 $\hat{\mathcal{A}}$ 

 $\bar{z}$ 



2890g/0142g/JWS 7.25

 $\Box$ 

 $\overline{C}$ 

 $\sim$   $\lambda$ 

 $\sim$ 

 $\overline{\phantom{a}}$ 

PCB 8 Parts List



 $\mathcal{L}$ 

 $\bar{\mathcal{L}}$ 

 $\sim$ 

 $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty}\frac{d\mu}{\lambda}d\mu\,d\mu\,.$ 

 $\omega_{\rm{max}}$ 

 $\mathcal{L}^{\text{max}}_{\text{max}}$  ,  $\mathcal{L}^{\text{max}}_{\text{max}}$ 

 $\mathcal{A}^{\mathcal{A}}$ 

 $\sim 10^{-11}$ 

2890g/0142g/JWS

### **PCB 4 &** PCB 14 Parts List



\* On later models Part No. 2764 is used. 510006280

( 2890g/0142g/JWS 7.27

 $\mathbf{r}$ 

 $\bar{z}$ 



2890g/0142g/JWS 7.28 c. 2010 7.28

 $\sim$   $\sim$ 

 $\sim$   $\alpha$ 

 $\mathcal{A}$ 

 $\sim 100$  km s  $^{-1}$ 

 $\bar{\beta}$ 

7081 General Assembly

 $\big($ 

 $\overline{C}$ 

 $\big($ 

 $\frac{1}{2}$ 

 $\ddot{\phantom{a}}$ 



2890g/0142g/JWS 7.29

 $\cdot$ 



 $\bigcap$  $\frac{1}{2}$ 

 $\omega_{\rm{1}}$  is



Display<br>70817501


## Earthy Logic Input/Output (1) 70817503 Sh.1



 $\mathcal{L}^{\text{max}}_{\text{max}}$ 

## Power Supply (2)<br>70817503 Sh.2



**Earthy Processor** 70817504/70817508



 $\sim 10^7$ 

 $V-to-T$  Converter (1) 70817505 Sh.1



 $\sim 10^{-1}$ 

Reference (2)<br>70817505 Sh.2



 $\mathcal{L}^{\text{max}}_{\text{max}}$  $\mathcal{L}^{\text{max}}_{\text{max}}$  and  $\mathcal{L}^{\text{max}}_{\text{max}}$ 

 $\sim$ 

 $\sim$ 

Ratio Circuit (3)<br>70817505 Sh.3



## Ohms Circuit (4)<br>70817505 Sh.4



Floating Logic (5) 70817505 Sh.5



 $\sim$ 

## Floating Power Supply (6)<br>70817505 Sh.6



FRONT INPUT SOCKET / REAR SOCKET CONNECTIONS<br>(EXTERNAL VIEW)

OHMS LO LO  $^1$  OHMS HI SUARD

 $\rightarrow$  0V (S) 10 SHT. 3.

÷,

FUNCTION A.C.<br>A.C.<br>1V, IV, IV, IOV, D. C.<br>100V, 1000V, D. C<br>CONDUCTANCE<br>10V TEST<br>UHMS

RELAYS ON RELATS ON<br>RLS<br>RLS<br>RLS RLS RLS<br>RLS RL1<br>RLS RL1 RL7 CLOSED WHILE RL5 OPENS OR CLOSES

> Attenuator (1) 70817506 Sh.1



 $\sim 10^{-1}$ 

Input Amplifier (2)<br>70817506 Sh.2



DC Ranging (3)<br>70817506 Sh.3



 $\sim$   $\lambda$ 

 $\sim$   $\sim$ 

 $\sim$ 

AC Attenuator and Buffer (4)<br>70817506 Sh.4







AC RMS Converter (5)<br>70817506 Sh.5





Earthy Processor 70817514/70817508
















Component Location: Pcb 14

 $\mathcal{A}^{\text{max}}_{\text{max}}$  and  $\mathcal{A}^{\text{max}}_{\text{max}}$ 

MOS DEVICES ARE USED ON THIS BOARD



# Component Location: Pcb 8

# CHAPTER 8 Montior, Calibration and self Test

# CONTENTS





# Tables

 $\bar{\mathcal{A}}$ 



 $\sim$   $\sim$ 

0053g/0825g/GAM

 $\bar{\mathbf{r}}$ 

 $\mathcal{L}(\mathcal{L}^{\text{max}}_{\text{max}})$ 

 $\mathcal{L}(\mathcal{A})$  and  $\mathcal{L}(\mathcal{A})$ 

#### 8.1 Monitor Command

The MONITOR command enables the user to access the address/data space of both the "earthy" and "floating" processors of the 7081. The command should only be used by qualified service personnel and requires the use of an RS232 terminal operating at a preferred baud rate of 9600. The Reset Inhibit switches on printed circuit boards 3 and 5 should be set to ON, whilst the MONITOR command is being used, and the baud rate switches set to match the baud rate of the terminal.

WARNING: 1. The Reset Inhibit switches must be set to OFF when returning from MONITOR, ie, before the instrument undergoes a Device Clear, Power Off/On or Initialise.

> 2. Great care must be taken when writing data into the unit using the MONITOR command as incorrect use may result in confused operation and/or loss of calibration constants.

8.1.1 Earthy Monitor To access the "earthy" processor, enter:

MONITOR Carriage Return (CR)

The 7081 will respond with:

M

 $\Big($ 

Facilities To inspect an address location. enter:

aaaa,

where aaaa 1s the address in hexadecimal

The 7081 will respond with the contents on the same line, 1e;

M 0000, 07-

To inspect the next location, enter:

To change the existing value. enter:

.- - - :\_...

dd, eR

ie: M 0000, 07-08

To inspect a new address, enter:

CR

bbbb.

where bbbb is the new address

0053g/0825g/GAM 8.1

To initialise the NVM (Non-volatile Memory), enter:

I eR

This command writes a chequer board pattern into the NVM together with a checksum. Any calibration constants present will be lost.

 $-1$ 

To transfer to the "floating" processor. enter:

T CR

To exit from MONITOR back to normal operation. enter:

CTRL X

Note: Any alpha hexadecimal characters must be entered 1n capitals.

Refer to Table 8.1 for a list of the main address locations for Earthy Monitor.



Table 8.1 Earthy Monitor Address Locations

0053g/0825g/GAM



8.1.2 Floating Monitor

Access to the "floating" processor is only possible via the "earthy" processor. (See previous section).

Once the transfer command has been entered, the unit will respond with the sign on message "DIS EM FLOAT" followed by the prompt !, indicating that the unit is in the RAM/ROM mode.

Two modes are possible:

\* To change to RAM/ROM mode, enter:-

R eR

The 7081 will respond w1th:-

 $\mathbf{I}$ 

To change to NVM mode, enter:-

N CR

The 7081 will respond with:-

11

Facilities To inspect an address location, enter:

aaaa

\*

where aaaa is the address in hexadecimal.

To.change the value, enter:-

dd eR

Note: If the NVM mode is enabled, addresses 0 to 3FF only have any meaning. To print a block of memory, enter: P SSSS, FFFF where SSSS. is the start address in hexadecimal and FFFF is the end address in hexadecimal e.g.  $"P0, A0$ 0000 OA 05 0010 OA 05 0020 OA 05 0030 OA 05 0040 OA 05 0050 OA 05 0060 OA 05 0070 OA 05 0080 OA 05 0090 OA 05 00A0 OA 05 jOA 05 ....... To return to the "earthy" processor, enter:-

CTRL X

WARNING: Writing to the NVM will destroy the calibration constants.

Refer to Table 8.2 for a list of the main address locations for Floating Monitor.

Table 8.2 Floating Monitor Address Locations



8.1.3 Interpreting Calibration Constant .Data Each calibration constant consists of a packed binary number of 5 bytes in the following form:-



0053g/0825g/GAM

8.4

The easiest way to interpret the value of a constant is to write the number into the 7081 memory. come out of monitor. turn on the RS232 output and type MEMORY? The value will be output at the terminal in engineering format. For example:

```
M OF70.71-.AA-.80-.00-,OO-
M 2FID.OO-71,18-AA,OA-80.18-00.00-00
M
OUT,RS232,ON
OK
MEM?
OK
Memory contents = 20.325l838E-06
```
When inspecting the NVM, each location is only a nibble wide. Therefore. each constant occupies ten locations not five as in the RAM copy on the "earthy" side. The NVM has two identical pages: locations 0 to IFF are page 1 and locations 200 to 3FF page 2. In order to interpret a number it is first necessary to reform the bytes from the nibbles. The first nibble of a byte pair is the most significant nibble, the second nibble the least significant. Once reformed the five byte number can be put into the memory as before, e.g.

M T \* DIS EM FLOAT \* !N lIO,07-,Ol-.OA-,OA-,08-.00-.00-,OO-,OO-,OO-JI M 2FlD,OO-7l.1S-AA,OA-80,18-00,OO-OO

M OUT,RS232,ON OK MEM? OK Memory contents = 20.3251838E-06

Constants are given in ascending range, all the constants for each range being grouped together in the order (where applicable) of Zero, High, Open.

#### 8.2 Calibration Messages

The responses to the CALIBRATE? command are described below. Reference should also be made to the MONITOR command for a further breakdown.

- $FATI. 1$ this message is output if the checksum in page 1 and/or page 2 of the NVM has failed. It is equivalent to the front panel 'NVM FAIL' message, which could appear at power up.
- FAIL 2  $\sim$   $$ if a failure occurs during the transfer of the calibration constants from the NVM to the RAM. this message is output. It is equivalent to the Eront panel 'DUMP FAIL' message. which could appear at power up.
- FAIL 3 this message is output if some of the calibration constants are out of range and default values have been susbstituted. It is equivalent to the front panel 'CAL INCOMPLETE' message. which could appear at power up.
- OK if this message is output. the transfer of the calibration constants has been successfully completed and no errors have been found.

#### 8.3 Calibration Commands

Two commands are provided to enable inspection or refresh of the unit calibration constants. They can both be activated via the RS232 or GP-IS interfaces.

8 .3 .1 CALIBRATE, DUMP This command enables an output of all the calibration constants, with headings. and the zener temperature coefficient current token.

To activate a calibration dump. the following procedure should be used. (It is assumed that an RS232 terminal is connected to the voltmeter).

\* Turn the front panel calibration key to the CAL position.

- \* Enter. Output.RS232,ON
	- CALIBRATE, DUMP
- \* The voltmeter will respond with the output shown in Figure 8.1.

VDC CALIBRATION CONSTANTS 8.04662704E-06 164.224612£-03 -834.465026E-09 1.64196003E+00 -953.674316£-09 16.4218391E+00 -298.023223E-09 164.185607E+00 -774.860382E-09 1.64381286E+03 VAC CALIBRATION CONSTANTS 327. 550067E-03 3.27523722£+00 32.7807025E+00 328. 446396E+00 3.29051217E+03 KOHM CALIBRATION CONSTANTS 8.04662704E-06 165.944119E-03 -834.465026E-09 1.65961519E+00 -953.674316E-09 16.5984867E+OO -834.465026E-09 165.980795E+00 -953.674316E-09 1.66008452E+03 TOP OHMS RANGE CALIBRATION CONSTANTS -953.674316E-09 9.90188959E+03 602.393984E-03 RATIO TERMINALS CALIBRATION CONSTANT 16.4375923E+00 ZENER CURRENT TOKEN VALUE 068

Fig. 8.1 CALIBRATE, DUMP OUtput

0053q/0825q/GAM 8.7

Vdc Calibration Constants These constants are given in the following order: 0.1 Volt range zero, 0.1 Volt range high. 1.0 Volt range zero, 1.0 Volt range high. etc., up to 1000 Volt range high. The values take into account the range factor and the digital full scale constant value of 16777216. As the 7081 is designed to produce slightly high results before calibration. the high constants are slightly less than the full scale value, i.e.  $1.0$ Volt range high =  $1.64196003$ , 10 Volt range high = 16.4218391. etc.

Vac Calibration Constants The Vac mode has high calibration constants only. given *in* the order: 0.1 Volt range. 1.0 Volt range, etc .. up to 1000 Volt range. The constants are measured at half the full scale value and so are equal to twice the nominal values expected, i.e. 1.0 Volt range constant <sup>=</sup> 3.27523722 which is approximately equal to 1.64 x 2.

Kohrns Calibration Constants These constants appear in the following order: C.lk ohms range zero, D.lk ohms range high, 1.0k ohms range zero. 1.0k ohms range high. etc., up to lOOOk ohms range high. The zero constants are obtained from the Volts dc set according to the range on which the ohms measurement is taken. The zero constants are transferred to the k ohms set when an NVM dump is performed.

Top Ohms Constants The three constants for the M ohms range are given in the order: zero, open, high. The zero is taken from the lOOOk ohm range and the open value is derived from the reference circuit.

Ratio constant The Ratio has a calibration high constant but no zero as any zero offsets in the circuit would be cancelled out by the subtraction of Ratio Lo from Ratio Hi. The constant is measured on the Ratio 10 Volts range.

Zener Current Token Value This value represents the code sent by the microprocessor to set up the reference zener current. It is designed to give the diode the lowest temperature coefficient.

#### 8.3.2 CALIBRATE, REFRESH

This command enables a refresh of the NVM, i.e. the present calibration constants are written back into the NVM. The sequence of operation is as follows:

- \* Microprocessor checks both pages of the NVM ..
- \* First correct page is down-loaded to the RAM.
- \* Microprocessor checks the RAM
- \* RAM contents are written into both pages of the NVM.
- \* Microprocessor checks both pages of the NVM.

To activate a calibration constants refresh, the following procedure should be adopted. (It is again assumed that an RS232 terminal is connected to the voltmeter).

Turn the front panel calibration key to the CAL position.

0053g/0825g/GAM 8.8

Enter, Output,RS232,ON  $\sim$   $\sim$ CALIBRATE, REFRESH One of the following messages will appear: REFRESH COMPLETE - refresh has been successful and no faults have been found. REFRESH COMPLETE NVM PAGE 1 WAS FAULTY<br>- refresh has been successful. Page 1 of the NVM was originally faulty but is now correct. REFRESH COMPLETE NVM PAGE 2 WAS FAULTY<br>- refresh has been successful. Page 2 of the NVM was originally faulty but is now correct. REFRESH FAIL RAM COpy FAIL - refresh has been unsuccessful as the RAM copy is faulty. REFRESH FAIL NVM PAGE 1 IS FAULTY<br>- refresh has been unsuccessful. Page 1 of the NVM is faulty. REFRESH FAIL NVM PAGE 2 IS FAULTY<br>- refresh has been unsuccessful. Page 2 of the NVM is faulty. REFRESH FAIL NVM PAGE 1 & 2 ARE FAULTY<br>- refresh has been unsuccessful. Both pages of the NVM are faulty. Note: The 7081 display outputs either REFRESH COMPLETE or REFRESH FAIL. 8.4 7081 Calibration

The <sup>7081</sup> is sent from the factory in a fully calibrated state but, if the unit is damaged or the specifications exceeded, re-calibration may be required. OWing to the high accuracy of 7081, the calibration reference values entered should be very precise. Solartron will re-calibrate the unit if the user is unable to supply precise references.

Note: All calibration should be performed in a stable temperature environment, i.e. variation of less than  $\pm 1^{\circ}C$ .

8.4.1 Complete Re-calibration If a new Non-Volatile Memory (NVM) is installed in the unit, it is necessary to perform a complete re-calibration of 7081 using the procedure given below.

It is assumed that an RS232 terminal device is connected to the 7081.

0053g/0825g/GAM 8.9

- \* With reference to Section 8.1. set the Reset Inhibit switches to ON and initialise the NVM.
- \* Exit from MONITOR and set the Reset Inhibit switches to OFF.
- \* Turn the front panel key operated switch to the CAL position.
- \* Insert a short circuit plug into the input socket and enter the following command:

CALIBRATE, VDC=0.1, ZERO

- \* Wait a few seconds for the unit to complete the 'zero' calibration. then remove the short circuit plug and connect a reference supply of approximately 0.1 volts dc to the input.
- \* Enter:

i.

CALIBRATED, VDC=O.l. HIGH=O.100012

where 0.10012 is the 'exact' value of the reference supply.

- \* Repeat the previous three steps for each of the volts dc ranges. using a suitable reference input.
- \* Connect an ac reference supply of approximately 0.1 volts to the input.
- \* Enter:

CALIBRATE, VAC=O.l, HIGH=O.l00012

where 0.10012 is the 'exact' value of the reference supply.

- \* Repeat these two steps for each of the volts ac ranges, using a suitable reference input.
- \* Remove the input lead and leave the input open circuit.
- $\star$  Enter:

 $CALIBRATE, KOHM = 10000, OPEN$ 

- \* Wait a few seconds for the unit to complete the 'open' calibration, then connect a reference supply of approximately 10000 kohrns to the input.
- \* Enter:

CALIBRATE, KOHM =  $10000$ , HIGH =  $10000$ 

where 10000 is the 'exact' value of the reference.

\* Connect a reference supply of approximately 1000 kohrns to the input and enter:

 $0.053$ g/0825g/GAM 8.10 c.

CALIBRATE. KOHM =  $1000$ . HIGH =  $1000$ 

where 1000 is the 'exact' value of the reference.

- Repeat the previous step for each of the remaining kohms ranges, using a suitable reference input.
- Connect a reference supply of approximately 10 yolts do to the input to the ratio reference input on the rear panel (This step performs the RATIO calibration)

 $Rn+pr$ :

L.

CALIBRATE, REFERENCE, HIGH = 10.000012

where 10,000012 is the 'exact' value of the reference.

Do not attempt to re-calibrate the zener diode. Refer to  $\overline{\text{Solution}}$ .

## 8.4.2 Partial Re-calibration

If a particular range or mode requires re-calibration, it is recommended that the NVM first be refreshed using the procedure set out in Section 8.3.2. The range/mode can then be re-calibrated as described in the previous section.

Whenever calibration is being carried out, reference should be made to the CALIBRATE command described in Chapter 3, of 7081 Operating Manual, Part 2.

#### 8.4.3 GP-IB Calibration Program

When calibrating the 7081 over the GP-IB a program is required which (a) commands the 7081 to calibrate the necessary ranges/modes and (b) tells the operator when to connect the reference supplies, etc. The following example program, written in HP9835A Basic, calibrates the 10 Volts dc range and could be adapted or expanded for other modes/ranges. To use a program of this type, the controller must be able to perform both a parallel and a serial poll.

- 10 !EXAMPLE CALIBRATION OF 7081 20 !set up program parameters  $30 S = 0$  $40 P = 0$ 50 Waiting=0  $60$  Signal= $0$ 70 Rgs=6 80  $Rdy=4$ 90 ! INITIALISE 7081 100 RESET 716 110 OUTPUT 716; "INITIALISE" 120 WAIT 3000 130 GOSUB Setremote 140 PRINT "TURN KEY TO CAL ON 7081" 150 DISP "PRESS CONTINUE WHEN READY" 160 PAUSE
- 170 ON INT#7 GOSUB Intserve

0053g/0825g/GAM

180 CONTROL MASK 7;128 190 CARD ENABLE 7 200 OUTPUT 716; "CALIBRATE, REFRESH" 210 OUTPUT 716: "SRQ. READY, ON"  $220$  Signal=0 230 GOSUB Waitsignal!WAIT FOR REFRESH END 240 OUTPUT 716: "SRQ, OFF" 250 PRINT" CALIBRATE.VDC, 10, ZERO" 260 GOSUB Shortcircuit 270 OUTPUT 716; "CALIBRATE, VDC, 10, ZERO" 280 OUTPUT 716; "SRQ, READY, ON" 290 GOSUB Waitsignal!WAIT FOR COMPLETION 300 OUTPUT 716; "SRQ, OFF" 310 PRINT" CALIBRATE.VDC.10.HIGH=[ref.value]" 320 GOSUB Connect 330 OUTPUT 716; "CALIBRATE, VDC, 10, HIGH=10.0" 340 OUTPUT 716; "SRQ, READY, ON" 350 GOSUB Waitsignal!WAIT FOR COMPLETION 360 OUTPUT 716: "SRO.OFF" 370 DISP"10VDC RANGE CALIBRATION COMPLETE" 380 STOP 390 Shortcircuit:! 400 PRINT"INSERT SHORTING PLUG INTO 7081 INPUT" 410 DISP"PRESS CONTINUE WHEN READY" 420 PAUSE 430 RETURN 440 Connect:! 450 PRINT"CONNECT REFERENCE TO 7081 INPUT" 460 DISP"PRESS CONTINUE WHEN READY" 470 PAUSE 480 RETURN 490 Setremote:! 500 Remote=1 510 REMOTE 716 520 LOCAL LOCKOUT 7 530 RETURN 540 Intserve:! 550 Int=Int+1 560 PRINT"INTERRUPT#"; Int 570 PPOLL CONFIGURE 716; "00001011" 580 P=PPOLL(7) 590 GOSUB Remotelocal 600 IF BIT(P.3)  $\left|$  THEN GOTO Endpol 610 STATUS 716;S 620 IF BIT(S, Rqs) <> 1 THEN GOTO Endpol 630 IF BIT(S, Rdy)=1 THEN GOTO Endtry 640 Signal=1 650 Waiting=0 660 Endtry:! 670 Endpol:! 680 PPOLL UNCONFIGURE 716 690 GOSUB Remotelocal 700 CARD ENABLE 7 710 RETURN 720 Waitsignal:!

730 Waiting=1 740 Idle=0 750 Repeatwait:! 760 Idle=Idle+1 770 DISP "Status: Waiting for interrupt"; Idle 780 IF Signal=0 THEN GOTO Repeatwait 790 Signal=0 800 PRINT " " 810 RETURN 820 Remotelocal:! 830 IF Remote=0 THEN GOTO Elseremote 840 GOSUB Setremote 850 GOTO Endremote 860 Elseremote:! 870 GOSUB Setlocal 880 Endremote:! 890 RETURN 900 Setlocal:! 910 Remote=0 920 LOCAL 7 930 RETURN 940 END  $\sim 100$  and  $\sim 100$ 

Lines 10 to 80 - set up the program parameters, i.e. serial poll and parallel poll registers, waiting flag for the background routine, interrupt acknowledge flag and serial poll bits.

Lines 90 to 130 - initialise the 7081 and set it to remote.

Lines 140 to 380 - calibrate the 10 Volts dc range.

Lines 390 to 430 - 'Shortcircuit' subroutine to tell the operator to insert the shorting plug.

Lines 440 to 380 - 'Connect' subroutine to tell the operator to connect the reference supply.

Lines 490 to 530 - 'Setremote' subroutine to put 7081 into remote.

Lines  $540 - 710 - 'Intserve'$  subroutine for servicing interrupts.

Lines 720 to 810 - 'Waitsignal' subroutine which is a background routine used when the controller is waiting for 7081 to produce interrupts.

Lines 820 to 890 - 'Remotelocal' subroutine which decides if 7081 was in remote or local and returns to its previous state.

Lines 900 to 940 - 'Setlocal' subroutine which sets 7081 to local.

8.5 Self Test

If 7081 fails the self test, initiated by either pressing the front panel self test control or sending the Test command via one of the interfaces, the area of failure can be investigated using the MODE Command.

0053g/0825g/GAM



 $\hat{\mathbf{v}}$ 

 $\theta = \sqrt{2} \left( \sqrt{2} \log \left( \theta \right) \right)$ 

 $\gamma$  , and

÷.

 $\sim$ 

 $\hat{\boldsymbol{\theta}}$ 

 $\mathcal{A}^{\pm}$ 

 $\hat{\mathbf{z}}$ 

## CHAPTER 9 Setting Up Procedure

# CONTENTS



 $\sim$ 

 $\mathcal{L}$  $\mathcal{L}_{\text{max}}$ 

 $\mathcal{L}(\mathcal{A},\mathcal{A})$  , and  $\mathcal{L}(\mathcal{A})$  , and

 $\overline{a}$ 

0053g/0491g/GAM

 $\overline{a}$ 

 $\ddot{\phantom{a}}$ 

L,

 $\alpha_{\rm{max}}$ 

#### 9.1 Introduction

This chapter provides a comprehensive setting-up procedure which may be necessary after rectification and/or component replacement on the voltmeter.

#### 9.2 Test Equipment

The test equipment listed below should be available to carry out setting-up procedures.

- (a) Oscilloscope (20MHz bandwidth)
- (b) Digital Voltmeter (eg Type 7060)
- (c) Calibrator
- *(d)* Variac Transformer
- *(e)* Silent 700 (or similar RS232 terminal)
- (f) RS232 Cable
- (g) Frequency Counter *(e.g.* HP5l35A)
- (h) 240V/400Hz Power Supply Unit
- 9.3 Safety

The instrument should be disconnected from the mains supply before any attempt is made to remove the printed circuit boards.

### 9.4 Printed Circuit Board 4 Test

\* Ensure that the following links are fitted depending upon the RAM used:-



- \* Check that the printed circuit board is correctly connected to the fo1lowing:- Printed Circuit Board 3 via PLl GP-IB Socket via SK412 Printed Circuit Board 8 via SK4l4.
- \* Switch on the voltmeter and check that "INITIALISED" appears in the display.
- \* Switch off and then on again, and check that "RESUMED" appears in the display. (This assumes a fully calibrated printed circuit board 5).
- \* Press the front panel "initialise" control and check that "INITIALISED" appears in the display.
- \* Set the GP-IB address switch to address 7. Switch off and then on again. and press the "local" control. "GP-IB ADDRESS=7" should appear in the display.
- Set the address switch to address 16. Switch off and then on again. and press the "local" control. "GP-IB ADDRESS =  $16"$  should appear in the display.
- 9.5 Printed Circuit Board 6 Test

All measurements are relative to OV "MYTCHETT" with oscilloscope settings of [\div]. [\div], [trigger=].

- \* Check that the printed circuit board is correctly connected to the following: Printed Circuit Board 5 via PL501, PLS02 Ratio/Reference socket via PL603
- Switch the voltmeter on and connect an oscilloscope (set to 500mV, 2ms, Line) to TP402 "CHOPPER O/P". The observed results should be in the ranges: spikes <lV peak noise <O.SV peak
- \* To check the main amplifier offset, connect a digital voltmeter (set to Vdc) to TP403 "DEMOD O/P". The digital voltmeter result should be: -IQV < reading < *+lOV*
- \* To set the ac offset voltage. connect the digital voltmeter (set to  $Vdc$ ) to TP705 "BUFFER  $O/P''$  and adjust RV701 until  $-100\mu$ V < reading <+100uV.
- \* Connect the calibrator Low to SI right second pin back and calibrator High to SI left, second pin back. With the digital voltmeter set first to Vdc, check the ranges shown below:-



- \* Connect a IV. 1kHz source and press the 7081 front panel *V-* control.  $\sim$   $\cdot$  With an oscilloscope (set to 20mV, 5ms, External) connected to TP752  $\sim$ "CHOPPER BALANCE", trigger from R779, adjust RV751 "BALANCE" until the flattest trace is achieved.
- \* Connect a IV, 100kHz SOUrce and adjust RV752 to give a reading of 1.00000 ± 20 bits.
- \* Connect a IV, IMHz source and adjust RV753 to give a reading of  $1.00000 \pm$ 100 bits.
- \* Repeat the previous two steps.

9.6 Assembly Check

 $\bigg($ 

 $\frac{1}{2}$ 

- \* Ensure that links I. 3. 4. 5. 6. 7 and 8. on printed circuit board 3. are installed.
- \* Check that the following split pads. on printed circuit board 5. are made:- *201.* 202. 501. 801. 802, 803. 804. 805. 806, 807. 808. 809. 901, 902. 903. 904.
- \* Set the mains power selector to 240V and check that a 200mA fuse is installed.
- \* Set the GP-IS address to 18. 1e



\* . Set 51, on printed circuit board 3. as follows:-



- \* 'Check that the shorting clip (printed circuit board 3) has been removed from TR2.
- \* Set Sl. on printed circuit board 5, as follows:-



\* Check that printed circuit board <sup>3</sup> is connected to the following:- RUN/CAL switch via PL3 Keyboard via PL2 Printed Circuit Board 1 via PL6 Printed Circuit Board 5 via SK51

0053q/0491q/GAM 9.3

RS232 Socket via PL5 Minate Socket via PL4 Transformer via PL51, PL52 Beeper via TP3, TP4 QV Earth via TP53.

- \* Check that printed circuit board 4 is connected to the following:- Printed Circuit Board 8 via SK414. GP-IS Socket via SK412 Printed Circuit Board 3 via PL1:
- \* Ensure that printed circuit board 5 is connected to printed circuit board 3 via SK901. Also check that the orientation of IC8Dl and IC826, on printed circuit board 5. is correct. as their orientation should be the reverse of all the other ICs.
- \* Ensure that the shorting clips are removed from TR2D3. TR2Q4. TR603, TR605, TR610 (printed circuit board 5).
- \* Check that printed circuit board 6 is connected to the following:- Printed Circuit Board 5 via PL501, PLS02, PL504. Ratio Socket (High, Low) via PL603 (TL1, TL2).
- 9.7 Power Supply and Digital Checks
- Connect the 7081 power input to a variac and gradually increase the input to 240V. "NVM FAIL" should be displayed but "CAL INCOMPLETE", "INITIALISED or "RESUMED" are also acceptable.
- \* Check that there are no missing or additional display segments.
- \* Check the keyboard operation by pressing each key and listening for a "beep".
- \* Ensure that the LED annunciators work.
- \* Press "initialise" followed by "DIG FILT". The "compute" LED should light.
- \* Press "V---" followed by " $\nabla$ ". The second beep should be twice as long as the first.
- \* Connect the 7081 to a variac source. Set the variac first to 216 and then to 264V, and check. using a digital voltmeter, that each of the following test point voltages is within the stated range:-





- Connect normal 240V ac mains power (increase mains from zero using a variac each time) and check that the voltage across IC901 left hand pin and TP903 is not less than *+17.5V.* Repeat test with *198V* ac input on the 220V setting.
- \* Change to a 400mA fuse and repeat step 8 for l08V ac input on the 120V ac setting and 90V ac input on the *lOOV* ac setting.
- Refit 200mA fuse and return to the 240V setting.
- Connect a Silent 700 to the RS232 port. Set the Silent 700 NUM, LOW SPEED and HALF DUP switches OFF and the ON LINE switch ON.

Type: OUT.RS,ON:MEAS,SING

One result should be printed out.

Connect frequency counter ground to printed circuit board 3 TP2 and probe TPl. Adjust C3 for a frequency in the range of 32767.99 to 32768.01Hz.

Set up date by typing on the Silent 700, for example:  $DATA = 14,3,83$ 

Set up the time by typing, for example: TIME =  $14.22$ 

Check that the values have been accepted by typing

TIME7:DATE7

 $\bigg($ 

- \* Press "initialise". The display should return with "NVM FAIL".
- 9.8 Analogue Checks
- \* Phase Locked Loop Frequency Set a bench supply to +2.5V. Connect the low terminal to TP904 and the high *(+2.5V)* to the negative end of C806. Connect the low terminal of a frequency counter to TP904 and probe IC835 pin 5. Adjust C807 for a frequency between 5.2lMHz and 5.27MHz.
- \* Using a high impedance voltmeter (e.g. 7060) monitor the voltage at the negative end of C806 with respect to TP904. The voltage should settle to  $2.5V \pm 0.3$ . Adjust C807 to correct, if necessary.

0053g/0491g/GAM 9.5

Disconnect the bench supply and switch on the 7081 using 60Hz mains frequency. Check that, after settling, the voltage on C807 is 2.5V  $± 0.5.$ 

Reference Voltage Connect the 7060 between TP302(+10V) and TP303(-10V), ensuring that LK301 and LK302 are configured as  $follows: -$ 



D-A Converter Check the operation of the digital-to-analogue converter by connecting a 7060 to TP305(0V) and TP301 "CURRENT". Switch 7081 to CAL (front panel key): Type:

CALIBRATE, ZENER, 064

and wait for the command to be executed.

Press "initialise" on the front panel.

The 7060 should read <10mV

Now type:

 $\star$ 

OUT, RS, ON CALIBRATE, ZENER, 124

and wait for the commands to be executed.

Press "initialise". The 7060 should read  $-9.18V \pm 0.2V$ .

Connect scope ground to the printed circuit boards OV level, (scope should be set to 5V, 2ms, AUTO) and probe TP204 "GLUGS".

Short circuit the 7081 input. The waveform should have a period of  $6.25ms.$ 

Type : MODE, TEST 0:NINES, 3

The period should reduce to 1.56ms.

Set scope to 5V. 100ns, AUTO and check that each edge has a rise or fall time of <300ns and that the gap time is  $13 \pm 3 \mu s$ .

Check that the voltage across R355 is less than 100pV at room temperature.

# CHAPTER 10

## Instrument Assembly Parts

# CONTENTS

## Page

 $\Box$ 



Instrument Assembly Drawings  $10.2$ 

> Digital Voltmeter Chassis Assembly Part 1<br>Chassis Assembly Part 2 Displayed Keyboard Assembly<br>Front Moulding Assembly Cover Top Final Assembly Cover Bottom Final Assembly Panel Rear Assembly

### 10.1 INTRODUCTION

This chapter contains detailed engineering drawings for all of the main assembly parts of the 7081/7071 digital voltmeter. The components that make up each assembly part are referenced with an item number which corresponds to a Solartron part number, given in the Assembly Parts List.

When ordering spare parts it is essential to quote the instrument serial number, located on the rear panel of the instrument, as well a full description of the assembly drawing and the component part required in that drawing.
















## INDEX

*+5V* Supply, Earthy Power Supply. 3.10 t12V Supply. Earthy Power Supply. 3.10 +40V Supply. Earthy Power Supply, 3.10 7081 Calibration. 8.9 Absoluter, RMS Converter. 6.5 AC Attenuator and Buffer. 6.4 AC RMS Converter, 6.5 Address Bus and Data Bus, Microprocessor Set. 4.2 Address Decoders, 4.2 Amplifier OUtput Limit, 6.3 Analogue Checks, Setting Up Procedure, 9.5 Annunciator Clock Signals, 2.1 Annunciators. 2.1 Assembly Check, Setting Up Procedure, 9.3 A-to-D Converter, Functional Description, 1.3 Attention (ATN), GP-IS Signal Lines, 4.9 Attenuator, 6.1 Bidirectional Data (DO-D7), GP-lB Signal Lines. 4.8 Bus Management Lines, GP-IS Signal Lines, 4.9 Byte Transfer Lines (NDAC, NRFD, *DAV).* GP-IS, Signal Lines, 4.9 CALIBRATE, DUMP. Calibration Commands, 8.7 CALIBRATE, REFRESH, Calibration Commands, 8.8 Calibration Commands. 8.7 Calibration, Complete, 8.9 Calibration Messages, 8.6 Calibration, Partial, 8.11 Calibration Program, GP-IS, 8.11 Channel 0, Direct Memory Access (DMA), 4.5 Channel 1, Direct Memory Access CDMA), 4.6 Chip Select (CS), GP-IB Signal Lines. 4.8 Circuit Reference, Component Parts List Abbreviations, 7.1 Clock Divider, 5.6 Clock Input (CK), GP-IS Signal Lines. 4.9 Clock Oscillator, 5.7 Component Parts List Abbreviations, 7.1 Component Types, Component Parts List Abbreviations. 7.1 Converter, RMS. 6.5 D-A Converter. Analogue Checks, 9.6 Data Input, Display, 2.1 DC Ranging , 6.2 DIO1 to DIO8, GP-IB Signal Lines, 4.9 Digital Section, Functional Description, 1.3 Direct Memory Access (DMA) , 4.4 Display, 2.2 Display Error, 1.5 Display Interface, 3.6 Display Statement, 1.5 Earthy Monitor, Monitor Command, 8.1 Earthy Power Supply, Power Supplies. 3.9 End or Identify *(EOl),* GP-IB Signal Lines, 4.9

0053q/1122q/PD

```
Fault Diagnosis Guide. 1.4
Floating Link. 3.1
Floating Monitor. Monitor Command, 8.3
Floating Power Supply. Printed Circuit Board- 3, 3.11
Floating Power Supply. Printed Circuit Board 5. 5 8
Functional Description. 1.2
Glug Counters. 5.4
GP-m Address Selection. GP-IB Interface, 4.8
GP-IB Interface. 4.7
GP-IS Signal Lines. GP-IS Interface, 4.8
Interface Clear (IFC), GP-IS Signal Lines. 4.9 Interpreting Calibration Constant Data. Monitor Command. 8.4
Interrupt (INT). GP-IS Signal Lines. 4.9
Interrupt Request (IRQ). Microprocessor Set. 4.1
Input Amplifier. 6.2
Input Protection. DC Ranging. 6.2
I/O Clock. 3.8
Keyboard Interface. 3.5
KOhms Calibration Constants, CALIBRATe. DUMP, B.B
Link Handshake. Floating Link. 3.1
Microprocessor Set. 4.1
Minate Interface. 3.4
Monitor Command. 8.1
Negative Acknowledge, Floating Link. 3.2
Non-Maskable Interrupt (NMI), Microprocessor Set. 4.1
Non-volatile Memory (NVM), 5.7
Ohms Circuit , 5.4
Parts List. General Assembly, 7.29
Parts List. Printed Circuit Board 1. 7.2
Parts List, Printed Circuit Board 3. 7.3
Parts List. Printed Circuit Board 5. 7.8
Parts List, Printed Circuit Board 6, 7.18
Parts List. Printed Circuit Board 8, 7.26
Parts List, Printed Circuit Board 14, 7.27
Phase Locked Loop Frequency, Analogue Checks, 9.5
Power Fail Detect. Power Supplies. 3.11
Power Rails, Presentation of Information. 1.1
Power Supplies, 3.10
Power Supply and Digital Checks. Setting Up Procedure, 9.4
Power Supply. Functional Description. 1.4
Power Up Sequence, Floating Link. 3.2
Presentation of Information. 1.1
Principles of Operation, 1.2
Printed Circuit Board 4 Test, Setting Up Procedure, 9.1
Printed Circuit Board 6 Test, Setting Up Procedure, 9.2
```
Ranging, DC Ranging, 6.2 Ratio Circuit, 5.3 Ratio Consants. CALIBRATE. DUMP. 8.8 RD, GP-IS Signal Lines. 4.8 Read/Write  $(\overline{R}/\overline{W})$ , Microprocessor Set. 4.1 Readings 'Noisy', 1.7 Readings 'Wrong', 1.7 Reference Voltage, 5.3 Reference Voltage, Analogue Checks, 9.6 Register Select (RS0, RS1, RS2), GP-IB Signal Lines, 4.9 Remote Enable (REN), GP-IS Signal Lines, 4.9 Reset, 3.9 Reset. GP-IS Signal Lines. 4.9 Reset (RESET-), Microprocessor Set, 4.3 RS232 Interface, 3.2 Safety, Setting Up Procedure, 9.1 Self Test, 8.13 Self Test Fail, 1.6 Service Request (SRQ), GP-IS Signal Lines, 4.9 Signal Conditioning, Functional Description, 1.3 Split Pads. Presentation of Informatlon, 1.1 Test Equipment, Setting Up Procedure, 9.1 Test Points, Presentation of Information, 1.2 Test Points, Printed Circuit Board 3, 3.13 Test Points, Printed Circuit Board 4. 4.10 Test Points, Printed Circuit Board 5. 5.8 Test Points, Printed Circuit Board 6, 6.8 Top Ohms Constants. CALIBRATE. DUMR, 8.B Transmit/Receive Control Signals (T/Rl & T/R2), GP-IB Signal Lines, 4.9 Vac Calibration Constants, CALIBRATE, DUMP, 8.8 Vdc Calibration Constants, CALIBRATE, DUMP, 8.8 V-to-T Converter, 5.1 Wakeup, Floating Link, 3.1 WR, GP-IB Signal Lines, 4.8

Zener Current Token Value. CALIBRATE. DUMP, 8.8

0053g/1122g/PD

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\frac{1}{\sqrt{2}}\frac{1}{\sqrt{2}}\frac{1}{\sqrt{2}}\frac{1}{\sqrt{2}}\frac{1}{\sqrt{2}}$