

# HTMS1x01;HTMS8x01

## HITAG $\mu$ transponder IC

Rev. 3.0 — 28 September 2011  
193330

Product short data sheet  
COMPANY PUBLIC

## 1. General description

---

The HITAG product line is well known and established in the contactless identification market.

Due to the open marketing strategy of NXP Semiconductors there are various manufacturers well established for both the transponders/cards as well as the read/write devices. All of them supporting HITAG 1, HITAG 2 and HITAG S transponder ICs.

With the new HITAG  $\mu$  family, this existing infrastructure is extended with the next generation of ICs being substantially smaller in mechanical size, lower in cost, offering more operation distance and speed, but still being operated with the same reader infrastructure and transponder manufacturing equipment.

The protocol and command structure for HITAG  $\mu$  is design to support Reader Talks First (RTF) operation, including anti-collision algorithm.

Different memory sizes are offered and can be operated using exactly the same protocol.

## 2. Features and benefits

---

### 2.1 Features

- Integrated circuit for contactless identification transponders and cards
- Integrated resonance capacitor of 210 pF with  $\pm 3$  % tolerance or 280 pF with  $\pm 5$  % tolerance over full production
- Frequency range 100 kHz to 150 kHz

### 2.2 Protocol

- Modulation read/write device  $\rightarrow$  transponder: 100 % ASK and binary pulse length coding
- Modulation transponder  $\rightarrow$  read/write device: Strong ASK modulation with anti-collision, Manchester and Biphase coding
- Fast anti-collision protocol
- Cyclic Redundancy Check (CRC)
- Transponder Talks First (TTF) mode
- Temporary switch from Transponder Talks First into Reader Talks First (RTF) Mode
- Data rate read/write device to transponder: 5.2 kbit/s
- Data rates transponder to read/write device: 2 kbit/s, 4 kbit/s, 8 kbit/s



## 2.3 Memory

- Different memory options
- Up to 10000 erase/write cycles
- 10 years non-volatile data retention
- Memory Lock functionality
- 32-bit password feature

## 2.4 Supported standards

- Full compliant to ISO 11784 and ISO 11785 Animal ID
- Designed to support ISO/IEC 14223 Animal ID with anticollision and read/write functionality

## 2.5 Security features

- 48-bit Unique Identification Number (UID)

## 2.6 Delivery types

- Sawn, gold-bumped 8" wafer
- HVSON2
- SOT-1122

## 3. Applications

- Animal identification
- Laundry automation
- Beer keg and gas cylinder logistic
- Brand protection

## 4. Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Wafer EEPROM characteristics</b>						
$t_{ret}$	retention time	$T_{amb} \leq 55\text{ }^{\circ}\text{C}$	10	-	-	year
$N_{endu(W)}$	write endurance		100000	-	-	cycle
<b>Interface characteristics</b>						
$C_i$	input capacitance	between LA and LB				
		HTMS1x01	[1][2] 203.7	210	216.3	pF
		HTMS8x01	[1][3] 266	280	294	pF

[1] Measured with an HP4285A LCR meter at 125 kHz/room temperature (25  $^{\circ}\text{C}$ );  $V_{IN1-IN2} = 0.5\text{ V (RMS)}$

[2] Integrated Resonance Capacitor: 210 pF  $\pm 3\%$

[3] Integrated Resonance Capacitor: 280 pF  $\pm 5\%$

## 5. Ordering information

Table 2. Ordering information

Type number	Package		Type	Version
	Name	Description		
HTMS1001FUG/AM	Wafer	sawn, megabumped wafer, 150 $\mu$ m, 8 inch, UV	HITAG $\mu$ , 210 pF	-
HTMS1101FUG/AM	Wafer	sawn, megabumped wafer, 150 $\mu$ m, 8 inch, UV	HITAG $\mu$ Advanced, 210 pF	-
HTMS1201FUG/AM	Wafer	sawn, megabumped wafer, 150 $\mu$ m, 8 inch, UV	HITAG $\mu$ Advanced+, 210 pF	-
HTMS8001FUG/AM	Wafer	sawn, megabumped wafer, 150 $\mu$ m, 8 inch, UV	HITAG $\mu$ , 280pF	-
HTMS8101FUG/AM	Wafer	sawn, megabumped wafer, 150 $\mu$ m, 8 inch, UV	HITAG $\mu$ Advanced, 280 pF	-
HTMS8201FUG/AM	Wafer	sawn, megabumped wafer, 150 $\mu$ m, 8 inch, UV	HITAG $\mu$ Advanced+, 280 pF	-
HTMS1001FTB/AF	XSON3	plastic extremely thin small outline package; no leads; 4 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	HITAG $\mu$ , 210 pF	SOT1122
HTMS1101FTB/AF	XSON3	plastic extremely thin small outline package; no leads; 4 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	HITAG $\mu$ Advanced, 210 pF	SOT1122
HTMS1201FTB/AF	XSON3	plastic extremely thin small outline package; no leads; 4 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	HITAG $\mu$ Advanced+, 210 pF	SOT1122
HTMS8001FTB/AF	XSON3	plastic extremely thin small outline package; no leads; 4 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	HITAG $\mu$ , 280 pF	SOT1122
HTMS8101FTB/AF	XSON3	plastic extremely thin small outline package; no leads; 4 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	HITAG $\mu$ Advanced, 280 pF	SOT1122
HTMS8201FTB/AF	XSON3	plastic extremely thin small outline package; no leads; 4 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	HITAG $\mu$ Advanced+, 280 pF	SOT1122
HTMS1001FTK/AF	HVSON2	plastic thermal enhanced very thin small outline package; no leads; 2 terminals; body 3 $\times$ 2 $\times$ 0.85 mm	HITAG $\mu$ , 210 pF	SOT899-1
HTMS1101FTK/AF	HVSON2	plastic thermal enhanced very thin small outline package; no leads; 2 terminals; body 3 $\times$ 2 $\times$ 0.85 mm	HITAG $\mu$ Advanced, 210 pF	SOT899-1
HTMS1201FTK/AF	HVSON2	plastic thermal enhanced very thin small outline package; no leads; 2 terminals; body 3 $\times$ 2 $\times$ 0.85 mm	HITAG $\mu$ Advanced+, 210 pF	SOT899-1
HTMS8001FTK/AF	HVSON2	plastic thermal enhanced very thin small outline package; no leads; 2 terminals; body 3 $\times$ 2 $\times$ 0.85 mm	HITAG $\mu$ , 280 pF	SOT899-1
HTMS8101FTK/AF	HVSON2	plastic thermal enhanced very thin small outline package; no leads; 2 terminals; body 3 $\times$ 2 $\times$ 0.85 mm	HITAG $\mu$ Advanced, 280 pF	SOT899-1
HTMS8201FTK/AF	HVSON2	plastic thermal enhanced very thin small outline package; no leads; 2 terminals; body 3 $\times$ 2 $\times$ 0.85 mm	HITAG $\mu$ Advanced+, 280 pF	SOT899-1

## 6. Block diagram

The HITAG  $\mu$  transponder ICs require no external power supply. The contactless interface generates the power supply and the system clock via the resonant circuitry by inductive coupling to the Read/Write Device (RWD). The interface also demodulates data transmitted from the RWD to the HITAG  $\mu$  transponder IC, and modulates the magnetic field for data transmission from the HITAG  $\mu$  transponder IC to the RWD.

Data are stored in a non-volatile memory (EEPROM). The EEPROM has a capacity of up to 1760 bit and is organized in blocks.




Fig 1. Block diagram of HITAG  $\mu$  transponder IC

## 7. Functional description

### 7.1 Memory organization

The EEPROM has a capacity of up to 1760 bit and is organized in blocks of 4 bytes each (1 block = 32 bits). A block is the smallest access unit.

The HITAG  $\mu$  transponder IC is available with different memory sizes as shown in [Table 3](#) “Memory organization HITAG m (128-bit)”, [Table 4](#) “Memory organization HITAG m Advanced (512 bit)” and [Table 5](#) “Memory organization HITAG m Advanced+ (1760 bit)”.

For permanent lock of blocks please refer to [Section 7.4.8 “LOCK BLOCK”](#).

#### 7.1.1 Memory organization HITAG $\mu$ transponder ICs

**Table 3. Memory organization HITAG  $\mu$  (128-bit)**

Block address	Content	Password Access
FFh	User Config	bit 3 = 0 R/W <sup>[2]</sup> bit 3 = 1 RO <sup>[1]</sup>
FEh	PWD	
03h	ISO 11784/ISO 11785 128 bit TTF data	
02h		
01h		
00h		

[1] RO: Read without password, write with password

[2] R/W: Read and write without password

### 7.1.2 Memory organization HITAG $\mu$ Advanced

Table 4. Memory organization HITAG  $\mu$  Advanced (512 bit)

Block address	Content	Password Access
FFh	User Config	
FEh	PWD	
0Fh	User Memory	bit 4 = 0 R/W <sup>[2]</sup> bit 4 = 1 RO <sup>[1]</sup>
0Eh		
0Dh		
0Ch		
0Bh		
0Ah		
09h		
08h		
07h		
06h		
05h		
04h		
03h	ISO 11784/ISO 11785 128-bit TTF data	bit 3 = 0 R/W <sup>[2]</sup> bit 3 = 1 RO <sup>[1]</sup>
02h		
01h		
00h		

[1] RO: Read without password, write with password

[2] R/W: Read and write without password

7.1.3 Memory organization HITAG  $\mu$  Advanced +Table 5. Memory organization HITAG  $\mu$  Advanced+ (1760 bit)

Block address	Content	Password Access
FFh	User Config	
FEh	PWD	
36h	User Memory	bit 6 = 0; bit 5 = 0 R/W <sup>[2]</sup> bit 6 = 0; bit 5 = 1 RO <sup>[1]</sup> bit 6 = 1; bit 5 = 0 R/W(P) <sup>[3]</sup> bit 6 = 1; bit 5 = 1 R/W(P) <sup>[3]</sup>
35h		
...		
14h		
13h		
12h		
11h		
10h		
0Fh	User Memory	bit 4 = 0 R/W <sup>[2]</sup> bit 4 = 1 RO <sup>[1]</sup>
0Eh		
0Dh		
0Ch		
0Bh		
0Ah		
09h		
08h		
07h		
06h		
05h		
04h		
03h	ISO 11784/ISO 11785 128-bit TTF data	bit 3 = 0 R/W <sup>[2]</sup> bit 3 = 1 RO <sup>[1]</sup>
02h		
01h		
00h		

[1] RO: Read without password, write with password

[2] R/W: Read and write without password

[3] R/W(P): Read and write with password

## 7.2 State diagram

### 7.2.1 General description of states

#### RF Off

The powering magnetic field is switched off or the HITAG  $\mu$  transponder IC is out of the field.

#### WAIT

After start up phase, the HITAG  $\mu$  transponder IC is ready to receive the first command.

#### READY

The HITAG  $\mu$  transponder IC enters this state after a valid command, except of the STAY QUIET, SELECT or WRITE-ISO 11785 command. If there are several HITAG  $\mu$  transponder ICs at the same time in the field of the RWD antenna, the anticollision sequence can be started to determine the UID of every HITAG  $\mu$  transponder IC.

#### SELECTED

The HITAG  $\mu$  transponder IC enters the Selected state after receiving the SELECT command with a matching UID. In the Selected state the respective commands with SEL = 1 are valid only for selected transponder.

Only one HITAG  $\mu$  transponder IC can be selected at one time. If one transponder is selected and a second transponder receives the SELECT Command, the first transponder will automatically change to Quiet state.

#### QUIET

The HITAG  $\mu$  transponder IC enters this state after receiving a STAY QUIET command or when he was in selected state and receives a SELECT command addressed to another transponder.

In this state, the HITAG  $\mu$  transponder IC reacts to any request commandos where the ADR flag is set.


#### ISO 11785 STATE

In this state the HITAG  $\mu$  transponder IC replies according to the ISO 11785 protocol.

#### Remark:

In case of an invalid command the transponder will remain in his actual state.



7.2.2 State diagram HITAG  $\mu$  advanced/advanced+Fig 2. State diagram of HITAG  $\mu$  Advanced/Advanced+ transponder ICs

### 7.2.3 State diagram HITAG $\mu$




Fig 3. State diagram of HITAG  $\mu$  transponder IC

## 7.3 Modes

### 7.3.1 ISO 11785 Mode

This mode is also named Transponder Talks First (TTF).

Every time a transponder IC is activated by the field it starts executing this mode. After waiting the maximum listening window time the transponder IC sends continuously its TTF data (128-bit).

The TTF data stored in the memory will be not checked for ISO compliance, therefore data will be sent as stored in the EEPROM.

Receiving a valid command or a switch command within the listening window sets the transponder IC into Reader Talks First (RTF) mode.

### 7.3.2 RTF Mode

In this mode the transponder IC reacts only to RWD request commands as presented in [Section 7.4](#). A valid request consists of a command sent to the transponder IC being in matching state.

### 7.3.3 Anticollision

The RWD is the master of the communication with one or multiple transponder ICs. It starts the anticollision sequence by issuing the inventory request (see [Section 7.4.1](#)). Within the RWD command the NOS flag must be set to the desired setting (1 or 16 slots) and add the mask length and the mask value after the command field.

The mask length  $n$  indicates the number of significant bits of the mask value. It can have any value between 0 and 44 when 16 slots are used and any value between 0 and 48 when 1 slot is used.

The next two subsections summarize the actions done by the transponder IC during an inventory round.

#### 7.3.3.1 Anticollision with 1 slot

The transponder IC will receive one or more inventory commands with NOS = '1'. Every time the transponder IC's fractional or whole UID matches the mask value of RWD's request it responds with remaining UID without mask value.

Transponder IC's responses are modulated by dual pattern data coding as described in [the full data sheet](#).

#### 7.3.3.2 Anticollision with 16 slots

The transponder IC will receive several inventory commands with NOS = '0' defining an amount of 16 slots. Within the request there is the mask specified by length and value (sent LSB first).

In case of mask length = '0' the four least significant bits of transponder IC's UID become the starting value of transponder IC's slot counter.

In case of mask length  $\neq$  '0' the received fractional mask is compared to transponder IC's UID. If it matches the starting value for transponder IC's slot number will be calculated. Starting at last significant bit of the sent mask the next four less significant bits of UID are used for this value. At the same time transponder IC's slot counter is reset to '0'.

Now the RWD begins its anticollision algorithm. Every time the transponder IC receives an EOF it increments slot-counter. Now if mask value and slot-counter value are matching the transponder IC responds with the remaining UID without mask value but with slot number

In case of collision within one slot the RWD changes the mask value and starts again running its algorithm.

### 7.4 Command set

#### 7.4.1 INVENTORY

##### [Advanced, Advanced+]

Upon reception of this command without error, all transponder ICs in the ready state shall perform the anticollision sequence. The inventory (INV) flag shall be set to '1'. The NOS flag determines whether 1 or 16 slots are used.

If a transponder IC detects any error, it shall remain silent.

#### 7.4.2 INVENTORY ISO 11785

##### [Advanced, Advanced+]

Upon reception of this command without error, all transponder ICs in the ready state are performing the anticollision sequence. The inventory (INV) flag is set to '1'. The NOS flag determines whether 1 or 16 slots are used.

In contrast to INVENTORY command the transponder IC (holding requested slot) sends the 64-bit ISO 11785 number in addition to remaining UID. The 64-bit number is taken from a fixed area of EEPROM. It will not be checked on ISO 11785 compliance before sending.

If a transponder IC detects any error, it remains silent.

### 7.4.3 STAY QUIET

[Advanced, Advanced+]

Upon reception of this command without error, a transponder IC in either ready state or selected state enters the quiet state and shall not send back a response.

The STAY QUIET command with both SEL and ADR flag set to '0' or both set to '1' is not allowed.

There is no response to the STAY QUIET request, even if the transponder detects an error

### 7.4.4 READ UID

[ $\mu$ , Advanced, Advanced+]

Upon reception of this command without error all transponder ICs in the ready state are sending their UID.

The ADdressed (ADR), the SElect (SEL), the INventory (INV) and the Protocol EXTension (PEXT) flag are set to '0'.

### 7.4.5 READ MULTIPLE BLOCK

[ $\mu$ , Advanced, Advanced+]

Upon reception of this command without error, the transponder reads the requested block(s) and sends back their value in the response. The blocks are numbered from 0 to 255.

The number of blocks in the request is one less than the number of blocks that the transponder returns in its response i.e. a value of '6' in the 'Number of blocks' field requests to read 7 blocks. A value '0' requests to read a single block.

### 7.4.6 READ MULTIPLE BLOCKS in INVENTORY mode

[Advanced, Advanced+]

The READ MULTIPLE BLOCK command can also be sent in inventory mode (which is marked by INV flag = '1' within the request).

If the transponder detects an error during the inventory sequence, it shall remain silent.

### 7.4.7 WRITE SINGLE BLOCK

[ $\mu$ , Advanced, Advanced+]

Upon reception of this command without error, the transponder IC writes 32-bit of data into the requested user memory block and report the success of the operation in the response.

### 7.4.8 LOCK BLOCK

[ $\mu$ , Advanced, Advanced+]

Upon reception of this command without error, the transponder IC is write locking the requested block (block size = 32-bit) permanently. Blocks within the block address range from 00h to 18h as well as FEh and FFh can be locked individually. For HITAG  $\mu$  advanced+ transponder IC a LOCK BLOCK command with a block number value between 19h to 36h will lock all blocks within the block address range 19h to 36h.

In case a password is applied to the memory a lock is only possible after a successful login.

### 7.4.9 SELECT

[Advanced, Advanced+]

The SELECT command is always be executed with SEL flag set to '0' and ADR flag set to '1'. There are several possibilities upon reception of this command without error:

- If the UID, received by the transponder IC, is equal to its own UID, the transponder IC enters the Selected state and shall send a response.
- If the received UID is different there are two possibilities
  - A transponder IC in a non-selected state (QUIET or READY) is keeping its state and not sending a response.
  - The transponder IC in the Selected state enters the Quiet state and does not send a response.

### 7.4.10 WRITE ISO 11785 (custom command)

[ $\mu$ , Advanced, Advanced+]

Upon reception of this command without error, the transponder IC (in Ready state) writes 128-bit of ISO 11785 TTF data into suitable reserved memory block and report the success of the operation in the response. The user does not have to attend whether the data is compliant to ISO 11785 or not. The command data block is sent exactly the same way as it is sent by the transponder IC in TTF mode (Header, 64-bit ID, CRC...) after entering the field again.

There are two different command codes one for locking the TTF area after successful write command and one without locking.

The command must be completed by a reset of the IC. After entering the RF field the ISO 11785 data is sent when the transponder is in ISO 11785 state.

### 7.4.11 GET SYSTEM INFORMATION

[Advanced, Advanced+]

Upon reception of this command without error, the transponder IC reads the requested system memory block(s) and sends back their values in the response.

### 7.4.12 LOGIN

[ $\mu$ , Advanced, Advanced+]

Upon reception of this command without error, the transponder IC compares received password with PWD in memory block (FEh) and if correct it permits write (opt. read) access to the protected memory area (defined in User config, see [full data sheet](#)) and reports the success of the operation in the response. In case a wrong password is issued in a further login request no access to protected memory blocks will be granted. Default password: FFFFFFFFh

## 7.5 Data integrity/calculation of CRC

The following explanations show the features of the HITAG  $\mu$  protocol to protect read and write access to transponders from undetected errors. The CRC is an 16-bit CRC according to ISO 11785.

### 7.5.1 Data transmission: RWD to HITAG $\mu$ transponder IC

Data stream transmitted by the RWD to the HITAG  $\mu$  transponder may include an optional 16-bit Cyclic Redundancy Check (CRC-16).

The data stream is first verified for data errors by the HITAG  $\mu$  transponder IC and then executed.

The generator polynomial for the CRC-16 is:

$$u^{16} + u^{12} + u^5 + 1 = 1021h$$

The CRC pre set value is: 0000h

### 7.5.2 Data transmission: HITAG $\mu$ transponder IC to RWD

The HITAG  $\mu$  transponder calculates the CRC on all received bits of the request. Whether the HITAG  $\mu$  transponder IC calculated CRC is appended to the response depends on the setting of the CRCT flag.

## 8. Limiting values

**Table 6. Limiting values**<sup>[1][2]</sup>

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
T <sub>stg</sub>	storage temperature		-55	+125	°C
V <sub>ESD</sub>	electrostatic discharge voltage	JEDEC JESD 22-A114-AB Human Body Model	±2	-	kV
I <sub>i(max)</sub>	maximum input current	IN1-IN2	-	±20	mA
T <sub>j</sub>	junction temperature		-40	+85	°C

[1] Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the Operating Conditions and Electrical Characteristics section of this specification is not implied.

[2] This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions should be taken to avoid applying values greater than the rated maxima

## 9. Characteristics

**Table 7. Characteristics**<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>i</sub>	input frequency		100	125	150	kHz
V <sub>i</sub>	input voltage	IN1-IN2	4	5	6	V
I <sub>i</sub>	input current	IN1-IN2	-	-	±10	mA
C <sub>i</sub>	input capacitance	between IN1-IN2				
		HTMS1x01 <sup>[2][3]</sup>	203.7	210	216.3	pF
		HTMS8x01 <sup>[2][4]</sup>	266	280	294	pF

[1] Typical ratings are not guaranteed. Values are at 25 °C.

[2] Measured with an HP4285A LCR meter at 125 kHz/room temperature (25 °C); V<sub>IN1-IN2</sub> = 0.5 V (RMS)

[3] Integrated Resonance Capacitor: 210 pF ± 3 %

[4] Integrated Resonance Capacitor: 280 pF ± 5 %

## 10. Abbreviations

**Table 8. Abbreviations**

Acronym	Description
ASK	Amplitude Shift Keying
CRC	Cyclic Redundancy Check
EEPROM	Electrically Erasable Programmable Read-Only Memory
IC	Integrated Circuit
RF	Radio Frequency
RTF	Reader Talks First
RWD	Read Write Device
TTF	Transponder Talks First
UID	Unique Identification Number

## 11. Revision history

**Table 9: Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
HTMS1X01_8X01_SDS v.3.0	20110928	Product short data sheet	-	-



## 12. Legal information

### 12.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 12.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 12.4 Licenses

### ICs with HITAG functionality

NXP Semiconductors owns a worldwide perpetual license for the patents US 5214409, US 5499017, US 5235326 and for any foreign counterparts or equivalents of these patents. The license is granted for the Field-of-Use covering: (a) all non-animal applications, and (b) any application for animals raised for human consumption (including but not limited to dairy animals), including without limitation livestock and fish.

Please note that the license does not include rights outside the specified Field-of-Use, and that NXP Semiconductors does not provide indemnity for the foregoing patents outside the Field-of-Use.

## 12.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**HITAG** — is a trademark of NXP B.V.

## 13. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 14. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	7.4.8	LOCK BLOCK . . . . .	13
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>1</b>		[ $\mu$ , Advanced, Advanced+] . . . . .	13
2.1	Features . . . . .	1	7.4.9	SELECT . . . . .	13
2.2	Protocol . . . . .	1		[Advanced, Advanced+] . . . . .	13
2.3	Memory . . . . .	2	7.4.10	WRITE ISO 11785 (custom command) . . . . .	13
2.4	Supported standards . . . . .	2		[ $\mu$ , Advanced, Advanced+] . . . . .	13
2.5	Security features . . . . .	2	7.4.11	GET SYSTEM INFORMATION . . . . .	13
2.6	Delivery types . . . . .	2		[Advanced, Advanced+] . . . . .	13
<b>3</b>	<b>Applications</b> . . . . .	<b>2</b>	7.4.12	LOGIN . . . . .	14
<b>4</b>	<b>Quick reference data</b> . . . . .	<b>2</b>		[ $\mu$ , Advanced, Advanced+] . . . . .	14
<b>5</b>	<b>Ordering information</b> . . . . .	<b>3</b>	<b>7.5</b>	<b>Data integrity/calculation of CRC</b> . . . . .	<b>14</b>
<b>6</b>	<b>Block diagram</b> . . . . .	<b>4</b>	7.5.1	Data transmission: RWD to HITAG	
<b>7</b>	<b>Functional description</b> . . . . .	<b>5</b>		$\mu$ transponder IC . . . . .	14
7.1	Memory organization . . . . .	5	7.5.2	Data transmission: HITAG $\mu$ transponder	
7.1.1	Memory organization HITAG $\mu$			IC to RWD . . . . .	14
	transponder ICs . . . . .	5	<b>8</b>	<b>Limiting values</b> . . . . .	<b>15</b>
7.1.2	Memory organization HITAG $\mu$		<b>9</b>	<b>Characteristics</b> . . . . .	<b>15</b>
	Advanced . . . . .	6	<b>10</b>	<b>Abbreviations</b> . . . . .	<b>16</b>
7.1.3	Memory organization HITAG $\mu$		<b>11</b>	<b>Revision history</b> . . . . .	<b>16</b>
	Advanced + . . . . .	7	<b>12</b>	<b>Legal information</b> . . . . .	<b>17</b>
7.2	State diagram . . . . .	8	12.1	Data sheet status . . . . .	17
7.2.1	General description of states . . . . .	8	12.2	Definitions . . . . .	17
7.2.2	State diagram HITAG $\mu$		12.3	Disclaimers . . . . .	17
	advanced/advanced+ . . . . .	9	12.4	Licenses . . . . .	18
7.2.3	State diagram HITAG $\mu$ . . . . .	10	12.5	Trademarks . . . . .	18
7.3	Modes . . . . .	10	<b>13</b>	<b>Contact information</b> . . . . .	<b>18</b>
7.3.1	ISO 11785 Mode . . . . .	10	<b>14</b>	<b>Contents</b> . . . . .	<b>19</b>
7.3.2	RTF Mode . . . . .	10			
7.3.3	Anticollision . . . . .	10			
7.3.3.1	Anticollision with 1 slot . . . . .	11			
7.3.3.2	Anticollision with 16 slots . . . . .	11			
7.4	Command set . . . . .	11			
7.4.1	INVENTORY . . . . .	11			
	[Advanced, Advanced+] . . . . .	11			
7.4.2	INVENTORY ISO 11785 . . . . .	11			
	[Advanced, Advanced+] . . . . .	11			
7.4.3	STAY QUIET . . . . .	12			
	[Advanced, Advanced+] . . . . .	12			
7.4.4	READ UID . . . . .	12			
	[ $\mu$ , Advanced, Advanced+] . . . . .	12			
7.4.5	READ MULTIPLE BLOCK . . . . .	12			
	[ $\mu$ , Advanced, Advanced+] . . . . .	12			
7.4.6	READ MULTIPLE BLOCKS in INVENTORY				
	mode . . . . .	12			
	[Advanced, Advanced+] . . . . .	12			
7.4.7	WRITE SINGLE BLOCK . . . . .	12			
	[ $\mu$ , Advanced, Advanced+] . . . . .	12			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 28 September 2011  
193330