

**MC3447**

**BIDIRECTIONAL INSTRUMENTATION  
 BUS (GPIB) TRANSCEIVER**

This bidirectional bus transceiver is intended as the interface between TTL or MOS logic and the IEEE Standard Instrumentation Bus (488-1978, often referred to as GPIB). The required bus termination is internally provided.


Low power consumption has been achieved by trading a minimum of speed for low current drain on non-critical channels. A fast channel is provided for critical ATN and EOI paths.

Each driver/receiver pair forms the complete interface between the bus and an instrument. Either the driver or the receiver of each channel is enabled by a Send/Receive input with the disabled output of the pair forced to a high impedance state. The receivers have input hysteresis to improve noise margin, and their input loading follows the bus standard specifications.




- Low Power —  
 Average Power Supply Current = 30 mA Listening  
 75 mA Talking
- Eight Driver/Receiver Pairs
- Three-State Outputs
- High Impedance Inputs
- Receiver Hysteresis — 600 mV (Typ)
- Fast Propagation Times — 15–20 ns (Typ)
- TTL Compatible Receiver Outputs
- Single +5 Volt Supply
- Open Collector Driver Output with Terminations
- Power Up/Power Down Protection  
 (No Invalid Information Transmitted to Bus)
- No Bus Loading When Power is Removed From Device
- Terminations Provided: Termination Removed When Device is Unpowered

**OCTAL BIDIRECTIONAL  
 BUS TRANSCEIVER  
 WITH  
 TERMINATION NETWORKS**

**SILICON MONOLITHIC  
 INTEGRATED CIRCUIT**



**PIN CONNECTIONS**



# MC3447

## MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	7.0	Vdc
Input Voltage	V <sub>I</sub>	5.5	Vdc
Driver Output Current	I <sub>O(D)</sub>	150	mA
Junction Temperature	T <sub>J</sub>	150	°C
Operating Ambient Temperature Range	T <sub>A</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

## ELECTRICAL CHARACTERISTICS

(Unless otherwise noted 4.50 V ≤ V<sub>CC</sub> ≤ 5.50 V and 0 ≤ T<sub>A</sub> ≤ 70°C; typical values are at T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V)

Characteristic — Note 1	Symbol	Min	Typ	Max	Unit
Bus Voltage (Bus Pin Open) (V <sub>I(S/R)</sub> = 0.8 V) (I <sub>(Bus)</sub> = -12 mA)	V <sub>(Bus)</sub> V <sub>I(C)(Bus)</sub>	2.5 —	— —	3.7 -1.5	V
Bus Current (5.0 V ≤ V <sub>(Bus)</sub> ≤ 5.5 V) (V <sub>(Bus)</sub> = 0.5 V) (V <sub>CC</sub> = 0 V, 0 V ≤ V <sub>I(Bus)</sub> ≤ 2.75 V)	I <sub>(Bus)</sub>	0.7 -1.3 —	— — —	2.5 -3.2 +0.04	mA
Receiver Input Hysteresis (V <sub>I(S/R)</sub> = 0.8 V)	—	400	600	—	mV
Receiver Input Threshold (V <sub>I(S/R)</sub> = 0.8 V)	—	—	—	—	V
Receiver Output Voltage — High Logic State (V <sub>I(S/R)</sub> = 0.8 V, I <sub>OH(R)</sub> = -200 μA, V <sub>(Bus)</sub> = 2.0 V)	V <sub>OH(R)</sub>	—	1.6	2.0	V
Receiver Output Voltage — Low Logic State (V <sub>I(S/R)</sub> = 0.8 V, I <sub>OL(R)</sub> = 4.0 mA, V <sub>(Bus)</sub> = 0.8 V)	V <sub>OL(R)</sub>	—	1.0	—	V
Receiver Output Short Circuit Current (V <sub>I(S/R)</sub> = 0.8 V, V <sub>(Bus)</sub> = 2.0 V)	I <sub>OS(R)</sub>	-4.0	—	-20	mA
Driver Input Voltage — High Logic State (V <sub>I(S/R)</sub> = 2.0 V)	V <sub>IH(D)</sub>	2.0	—	—	V
Driver Input Voltage — Low Logic State (V <sub>I(S/R)</sub> = 2.0 V)	V <sub>IL(D)</sub>	—	—	0.8	V
Driver Input Current — Data Pins (V <sub>I(S/R)</sub> = 2.0 V) (0.5 ≤ V <sub>I(D)</sub> ≤ 2.7 V) (V <sub>I(D)</sub> = 5.5 V)	I <sub>I(D)</sub> I <sub>IB(D)</sub>	-100 —	— —	40 200	μA
Input Current — Send/Receive (0.5 ≤ V <sub>I(S/R)</sub> ≤ 2.7 V) (V <sub>I(S/R)</sub> = 5.5 V)	I <sub>I(S/R)</sub> I <sub>IB(S/R)</sub>	-250 —	— —	20 100	μA
Driver Input Clamp Voltage (V <sub>I(S/R)</sub> = 2.0 V, I <sub>IC(D)</sub> = -18 mA)	V <sub>IC(D)</sub>	—	—	-1.5	V
Driver Output Voltage — High Logic State (V <sub>I(S/R)</sub> = 2.0 V, V <sub>IH(D)</sub> = 2.0 V)	V <sub>OH(D)</sub>	2.5	—	—	V
Driver Output Voltage — Low Logic State (Note 2) (V <sub>I(S/R)</sub> = 2.0 V, V <sub>IL(D)</sub> = 0.8 V, I <sub>OL(D)</sub> = 48 mA)	V <sub>OL(D)</sub>	—	—	0.5	V
Power Supply Current (Listening Mode — All Receivers On) (Talking Mode — All Drivers On)	I <sub>CCL</sub> I <sub>CCH</sub>	— —	30 75	45 95	mA

## SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C unless otherwise noted)

Propagation Delay of Driver (Output Low to High)	t <sub>PLH(D)</sub>	—	7.0	15	ns
(Output High to Low)	t <sub>PHL(D)</sub>	—	16	30	
Propagation Delay of Receiver (Channels 0 to 5, 7) (Output Low to High)	t <sub>PLH(R)</sub>	—	28	50	ns
(Output High to Low)	t <sub>PHL(R)</sub>	—	15	30	
Propagation Delay of Receiver (Channel 6, Note 3) (Output Low to High)	t <sub>PLH(R)</sub>	—	17	30	ns
(Output High to Low)	t <sub>PHL(R)</sub>	—	12	22	

- NOTES: 1. Specified test conditions for V<sub>I(S/R)</sub> are 0.8 V (Low) and 2.0 V (High). Where V<sub>I(S/R)</sub> is specified as a test condition, V<sub>I(S/R)</sub> uses the opposite logic levels.  
 2. The IEEE 488-1979 Bus Standard changes V<sub>OL(D)</sub> from 0.4 to 0.5 V maximum to permit the use of Schottky technology.  
 3. In order to meet the IEEE 488-1978 Standard for total system delay on the ATN and EOI channels, a fast receiver has been provided on Channel 6 (Pins 9 and 16).

# MC3447

## SWITCHING CHARACTERISTICS (continued) ( $V_{CC} = 5.0\text{ V}$ , $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>Propagation Delay Time – Send/Receiver to Data</b>					
Logic High to Third State	$t_{PHZ}(R)$	–	15	30	ns
Third State to Logic High	$t_{PZH}(R)$	–	15	30	ns
Logic Low to Third State	$t_{PLZ}(R)$	–	15	25	ns
Third State to Logic Low	$t_{PZL}(R)$	–	10	25	ns
<b>Propagation Delay Time – Send/Receiver to Bus</b>					
Logic Low to Third State	$t_{PLZ}(D)$	–	13	25	ns
Third State to Logic Low	$t_{PZL}(D)$	–	30	50	ns

### PROPAGATION DELAY TEST CIRCUITS AND WAVEFORMS

FIGURE 1 – BUS INPUT TO DATA OUTPUT (RECEIVER)




FIGURE 2 – DATA INPUT TO BUS OUTPUT (DRIVER)





FIGURE 3 – SEND/RECEIVE INPUT TO BUS OUTPUT (DRIVER)



# MC3447

FIGURE 4 - SEND/RECEIVE INPUT TO DATA OUTPUT (RECEIVER)





FIGURE 5 - TYPICAL RECEIVER HYSTERESIS CHARACTERISTICS




FIGURE 6 - TYPICAL BUS LOAD LINE






FIGURE 7 - SUGGESTED PRINTED CIRCUIT BOARD LAYOUT USING MC3447s AND MC68488



# MC3447

FIGURE 8 – SIMPLE SYSTEM CONFIGURATION



NOTE 1: Although the MC3447 transceivers are noninverting, the 488-1978 bus callouts appear inverted with respect to the MC68488 pin designations. This is because the 488-1978 Standard is defined for negative logic, while all M6800 MPU components make use of positive logic format.

# MC3447

FIGURE 9 – SUGGESTED PIN DESIGNATIONS FOR USE WITH MC68488

MC68488 Connections		MC3447 Pin Designations					MC68488 Connections	
A	B						A	B
T/ $\bar{R}$ 2	V <sub>CC</sub>	S/ $\bar{R}$ (0)	1	24	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
$\overline{DAV}$	$\overline{SRQ}$	Data 0 0	2	23	Bus 0	DAV	SRQ	
$\overline{IB0}$	$\overline{IB1}$	Data 1	3	22	Bus 1	DIO 1	DIO 2	
$\overline{IB2}$	$\overline{IB3}$	Data 2	4	21	Bus 2	DIO 3	DIO 4	
$\overline{IB4}$	$\overline{IB5}$	Data 3	5	20	Bus 3	DIO 5	DIO 6	
$\overline{IB6}$	$\overline{IB7}$	Data 4	6	19	Bus 4	DIO 7	DIO 8	
DAC	RFD	Data 5	7	18	Bus 5	NDAC	NRFD	
T/ $\bar{R}$ 2	T/ $\bar{R}$ 2	S/ $\bar{R}$ (5)	8	17	S/ $\bar{R}$ (1-4)	T/ $\bar{R}$ 2	T/ $\bar{R}$ 2	
$\overline{EOI}$	$\overline{ATN}$	Data 6	9	16	Bus 6	$\overline{EOI}$	$\overline{ATN}$	
$\overline{IFC}$	$\overline{REN}$	Data 7	10	15	Bus 7	$\overline{IFC}$	$\overline{REN}$	
T/ $\bar{R}$ 1	Gnd	S/ $\bar{R}$ (6)	11	14	S/ $\bar{R}$ (7)	Gnd	Gnd	
Gnd	Gnd	Logic Gnd	12	13	Bus Gnd	Gnd	Gnd	

7

