



Analog Reinvented

ES9069 32-bit High performance 2 Channel DAC with MQA Product Datasheet

The ESS Sabre® ES9069 is a high performance 32-bit, 2-channel audio D/A converter. It has been designed for professional applications (mixer consoles, digital audio workstations), audiophile-grade portable applications (headphones, network streamers and digital music players), and consumer applications (DACs and A/V receivers). The ES9069 uses the newest ESS patented HyperStream® IV Dual DAC™ technology, and advanced SABRE HiFi® architecture.

The ES9069 delivers a performance level that will satisfy the most demanding audiophile and pro-audio enthusiast.

The ES9069 SABRE® DAC improves on previous designs to include:

- MQA Hardware renderer to reveal the original master resolution
- TDM & SPI support for more options in connectivity
- Lower power consumption than previous generations which includes the Hyperstream IV DAC modulator
- New hardware mode (HW) programmability alleviates I²C/SPI programming for ease of use.

The versatile audio input port accepts PCM (TDM/LJ/RJ/I2S), DSD, DoP, S/PDIF and MQA renderer formats. The integrated SABRE DAC supports up to 32-bit 768kHz PCM & DSD1024 audio data via master/slave interface in synchronous and asynchronous sampling modes.

ES9069 is a licensed and standard-compliant MQA native hardware renderer reducing the decoding demand on the application processor.

The integrated digital regulator reduces PCB area and BOM cost.

FEATURE	DESCRIPTION
Patented 32-bit HyperStream® IV Architecture and Dual DAC™ Technology	32-bit audio DAC with very high dynamic range & ultra-low distortion
+130dB Dynamic Range (DNR) -126dB Total Harmonic Distortion (THD) -120dB Total Harmonic Distortion + Noise (THD+N)	High performance 32-bit audio DAC with unprecedented dynamic range and ultra-low distortion. Supports synchronous and asynchronous sampling modes
Hardware MQA Renderer	Automatic 'stream lock' to unfold decoded MQA stream Easily paired with software MQA core decoder Eliminates the need for complicated DAC filter tuning
Integrated low noise digital regulator	Reduced BOM cost and improved DNR
32-bit processing	Distortion free signal processing
Versatile digital audio input port	Supports master/slave PCM (TDM, I2S, LJ, RJ), DSD, DoP, S/PDIF and MQA renderer formats.
Customizable digital filter characteristics	8 preset filters and a programmable filter for custom sound signature
FIR & IIR filter bypass	To allow full customer ability to add custom filters

APPLICATIONS

- Professional digital audio workstations and mixer consoles
- Digital music players, Portable multimedia players
- Consumer and Audiophile DAC headphone amplifiers and A/V receivers
- Bluetooth stereo devices & Networked Audio
- DJ Equipment



Table of Contents

Table of Contents	2
List of Figures	4
List of Tables	5
Functional Block Diagram.....	6
ES9069 Pinout.....	7
32 QFN Pin Descriptions	8
Feature List.....	9
Configuration Modes.....	9
Software Mode	9
I ² C	9
SPI	9
Hardware Mode.....	10
Design Information.....	11
Muting	11
Hardware Mode Pin Configurations.....	12
Recommended Hardware Mode Setup Sequence	14
Digital Features.....	15
Digital Signal Path.....	15
Volume Control	15
Automute.....	16
8x FIR Interpolation Oversampling Filter	16
THD Compensation	17
IIR Filter	17
GPIO Software Configuration.....	18
GPIO Configuration Descriptions	18
GPIO Pin Descriptions	20
Audio Input Formats.....	21
PCM (I2S, LJ, RJ).....	22
TDM (Time-division multiplexing).....	23
DSD	26
S/PDIF	26
Digital Filters.....	29
Customizable programmable FIR filters.....	30
PCM Filter Properties (44.1kHz Sampling).....	31
PCM Filter Latency	32
PCM Filter Frequency Response.....	33
PCM Filter Impulse Response	37
MQA Renderer	41

ES9069 Datasheet



Analog Features	41
Calibration Resistor	41
Absolute Maximum Ratings	42
I/O Electrical Characteristics	42
Recommended Operating Conditions	43
Power Consumption	44
Performance	46
Timing Requirements	47
I ² C Slave Interface Timing	47
SPI Slave Interface	48
Audio Interface Timing	49
Register Overview	50
Read/Write Register Addresses	50
Read-only Register Addresses	50
Multi-Byte Registers	50
Register Map	51
Register Listings	53
System Registers	53
GPIO Registers	60
DAC Registers	70
Readback Registers	82
ES9069 Reference Schematics	86
Typical Application Schematic	86
Hardware (HW) mode	87
Software (SW) mode	88
Recommended Output Stage	89
Internal Pad Circuitry	90
32 QFN Package Dimensions	92
32 QFN Top View Marking	93
Reflow Process Considerations	94
Temperature Controlled	94
Manual	94
RPC-1 Classification reflow profile	95
RPC-2 Pb-Free Process – Classification Temperatures (T _c)	95
Ordering Information	96
Revision History	96



List of Figures

Figure 1 - ES9069 Block Diagram	6
Figure 2 - Hardware mode pin configurations.....	11
Figure 3 - Hardware mode startup sequence	14
Figure 4 – THD Compensation Block Diagram.....	17
Figure 5 – LJ & I2S Input for 16bit and 32bit word depths.....	22
Figure 6 – TDM128 mode.....	23
Figure 7 – TDM256 mode.....	23
Figure 8 – TDM512 mode.....	23
Figure 9 – TDM1024 mode.....	23
Figure 10 – TDM connection of several ES9069 devices in parallel	24
Figure 11 – TDM connection of several ES9069 devices in daisy chain mode	25
Figure 12 – DSD format, 1bit stream	26
Figure 13 – GPIO8 Digital I/O with Calibration Resistor	41
Figure 14 – I ² C Slave Control Interface Timing	47
Figure 15 – I ² C single byte examples of read and write instructions with I ² C.....	47
Figure 16 – SPI single byte write	48
Figure 17 – SPI single byte read	48
Figure 18 – SPI multi-byte read	48
Figure 19 – Audio interface timing.....	49
Figure 20. Typical ES9069 Software Mode Application Diagram	86
Figure 21 – Hardware (HW) mode reference schematic for ES9069Q	87
Figure 22 – Software mode reference schematic for ES9069Q	88
Figure 23 – ES9069Q 32 QFN package dimensions.....	92
Figure 24 – ES9069Q Marking	93
Figure 25 – IR/Convection Reflow Profile (IPC/JEDEC J-STD-020D.1).....	94



List of Tables

Table 1 - Mode pin configuration options.....	9
Table 2 – I2C addresses	9
Table 3 - SPI commands	9
Table 4 – GPIO function in Hardware mode.....	10
Table 5 – Mute Control for HW mode configuration	11
Table 6 - Hardware mode pin configurations table	13
Table 7 – Automute Configuration	16
Table 8 - GPIO Configuration function.....	18
Table 9 - GPIO Hardware & Software mode pin descriptions	20
Table 10 - PCM pin connections.....	22
Table 11 - TDM pin connections.....	23
Table 12 - DSD pin connections	26
Table 13 - S/PDIF pin connections	26
Table 14 – S/PDIF Channel Status – Consumer Configuration.....	27
Table 15 – S/PDIF Channel Status – Professional Configuration	28
Table 16 – FIR digital filter properties.....	29
Table 17 – PCM Filter Properties	32
Table 18 - Latency of Pre-Programmed Digital Filters.....	32
Table 19 – PCM Filter Frequency Response.....	36
Table 20 – PCM Filter Impulse Response	40
Table 21 – Absolute Maximum Ratings	42
Table 22 – I/O Electrical Characteristics.....	42
Table 23 – Recommended Operating Conditions.....	43
Table 24 – Power Consumption with test conditions 1	44
Table 25 – Power Consumption with test conditions 2	45
Table 26 – Performance Data.....	46
Table 27 – I2C slave interface timing definitions	47
Table 28 – Internal Pad Circuitry	91
Table 29 – RPC-1 Classification reflow profile	95
Table 30 – RPC-2 Pb free classification temperatures.....	95



Functional Block Diagram




Figure 1 - ES9069 Block Diagram



ES9069 Pinout

32 QFN Pinout




Figure 2. ES9069Q Pinout*
(Top View)

*Note: ES9069Q has an exposed pad (pin 33) that should be connected to ground.



32 QFN Pin Descriptions

Pin	Name	Pin Type	Reset State	Pin Description
1	AVCC_DAC1	Power	Power	3.3V DAC analog output stage reference supply for the Channel 1
2	DAC1B	AO	Ground	Differential Negative Output for Channel 1
3	DAC1	AO	Ground	Differential Positive Output for Channel 1
4	AGND_DAC1	Ground	Ground	DAC analog output stage ground for Channel 1
5	AGND_DAC2	Ground	Ground	DAC analog output stage ground for Channel 2
6	DAC2B	AO	Ground	Differential Negative Output for Channel 2
7	DAC2	AO	Ground	Differential Positive Output for Channel 2
8	AVCC_DAC2	Power	Power	3.3V DAC analog output stage reference supply for the Channel 2
9	DVDD	Power	Power	Digital Supply, 1.2V (Internally Supplied)
10	AVDD	Power	Power	3.3V digital regulator supply
11	GND	Ground	Ground	Device Ground
12	DATA_CLK	I/O	HiZ	Serial Data Clock pin
13	DATA1	I/O	HiZ	Serial DATA1 pin
14	DATA2	I	HiZ	Serial DATA2 pin
15	SCLK/SCL/HW1	I	HiZ	Serial Clock for SCLK (SPI), SCL (I2C), also HW1 controlled by MODE pin
16	MOSI/SDA/HW0	I	HiZ	Serial communication for SPI/I2C & HW0 interface pin, controlled by MODE
17	RT1	I	HiZ	Reserved. Must be connected to GND for normal operation.
18	CHIP_EN	I	HiZ	Active-high Chip Enable
19	SS/ADDR1/HW2	I	HiZ	Serial communication for SPI/I2C & HW2 interface pin, controlled by MODE pin
20	MISO/ADDR0/ MUTE_CTRL	I	HiZ	Serial communication for SPI/I2C & MUTE_CTRL interface pin, controlled by MODE pin
21	GPIO1	I/O	Ground	Automute Output, General I/O w/extended functions
22	GPIO2	I/O	Ground	Lock Status Output, General I/O w/extended functions
23	GPIO3	I/O	HiZ	General I/O w/extended functions
24	GPIO4	I/O	HiZ	General I/O w/extended functions
25	GPIO5	I/O	HiZ	General I/O w/extended functions
26	GPIO6	I/O	HiZ	General I/O w/extended functions
27	GPIO7	I/O	HiZ	General I/O w/extended functions
28	GPIO8	I/O	Res. to Ground**	Calibration Resistor & General I/O w/extended functions
29	MODE	I	HiZ	I2C/SPI Control selection or HW mode
30	GND	Ground	Ground	Device Ground
31	VCCA	Power	Power	Analog Supply, 3.3V
32	MCLK	I	HiZ	Oscillator input
33	External PAD	-	-	External pad, connect to GND

* Note: AO = Analog Output, I = Digital Input, I/O = Digital Input/Output,

**Note: Res. to Ground = Resistor to ground, see calibration resistor section for more information.



Feature List

The ES9069 is a SABRE® 2 channel high performance digital to analog converter (DAC) with features and performance including the new Hyperstream IV modulator that produces a very high-performance device that is well suited for a variety of applications.

In addition to improved performance, the new ES9069 SABRE DAC now supports the TDM audio interface, SPI (or I2C) control interface and hardware modes for simplifying device configuration.

TDM, I2S including LJ & RJ, DSD & DoP audio interfaces are supported.

Sample rates up to 768kHz (@ 64 FS) with PCM data with 8 selectable digital filters to choose from and a programmable filter for custom sound signatures. DSD rates up to DSD1024 (512 x 44.1kHz) are also supported.

ES9069 is a licensed and standard-compliant MQA native hardware renderer reducing the decoding demand on the application processor to help recreate the natural sound of the recording.

Configuration Modes

The ES9069 has 4 control programming modes. They are controlled by the state of the MODE (pin 29):

MODE PIN	Configuration
0	I ² C interface
Pull Low	HW control mode (see Hardware Mode Table)
Pull High	HW control mode (see Hardware Mode Table)
1	SPI interface

Table 1 - Mode pin configuration options

Software Mode

ES9069 supports I²C or SPI serial communication to configure registers. There are two types of registers, read/write and read-only registers.

I²C

- MODE (Pin 29) – **GND**
- Connect per I²C standard
 - SDA (Pin 16)
 - SCL (Pin 15)
 - ADDR0 (Pin 20)
 - ADDR1 (Pin 19)

I ² C Address	ADDR1	ADDR0
0x90	GND	GND
0x92	GND	AVDD
0x94	AVDD	GND
0x96	AVDD	AVDD

Table 2 – I²C addresses

SPI

- Mode (Pin 29) – **AVDD**
- Connect per SPI standard
 - MOSI (Pin 16)
 - SCLK (Pin 15)
 - SS (Pin 19)
 - MISO (Pin 20)

SPI command	First byte
Write	3
Read	1

Table 3 - SPI commands



Hardware Mode

The ES9069 has 31 pre-configured modes that can be set with external pin configuration. These modes configure the DAC for different input serial data rates and set the DAC muting. All Synchronous hardware modes have Automatic FS (sample rate) detection enabled.

These modes are set with pins:

- MODE (Pin 29)
- HW0 (Pin 16)
- HW1 (Pin 15)
- HW2 (Pin 19)
- MUTE_CTRL (Pin 20)

Each hardware mode pin has 4 states:

- 0 – Pin directly connected to GND
- 1 – Pin directly connected to AVDD
- Pull 0 – Pin pulled to GND through 47kΩ resistor
- Pull 1 – Pin pulled to AVDD through 47kΩ resistor

In Hardware mode, most GPIOs have specific functions:

GPIO #	Input/Output	HW mode function
GPIO1	Output	Automute Status (AND of both channels)
GPIO2	Output	SRC Lock (Reg 249[2] register for readback)
GPIO3	Output	Daisy chain mode data output
GPIO4	Input	S/PDIF input in HW mode (HW modes 16-18)
GPIO5	Input	DoP HW enable <ul style="list-style-type: none"> • 1'b0: DoP disabled • 1'b1: DoP enabled Note: Requires a PCM (I2S/LJ/TDM) HW mode to be selected
GPIO6	Input	FIR filter selection <ul style="list-style-type: none"> • 1'b0: minimum phase (register default) • 1'b1: Linear phase fast roll-off Note: See section on Digital filter for more information
GPIO7	Ground	Must be connected to Ground in HW mode (Pin 27)
GPIO8	Input	CAL_RES input (Calibration Resistor) See calibration section for more information.

Table 4 – GPIO function in Hardware mode

Design Information

Each hardware mode pin can be configured with either a pull-up or pull-down resistor. Therefore, it is important that the pin is configured to allow for the desired hardware modes. Some guidelines include the following:

- The HW0 and HW1 pins never require a pull up or pull-down resistor.




Figure 2 - Hardware mode pin configurations

Muting

MUTE_CTRL (Pin 20) is used to control the muting of the output and enabling of the Automute feature while in Hardware Mode:

HW MUTE Control (Pin 20)	Condition
0	Output Muted, No Automute
1	Output Unmuted, No Automute
Pull 0	Output Muted, Automute Enabled
Pull 1	Output Unmuted, Automute Enabled

Table 5 – Mute Control for HW mode configuration



Hardware Mode Pin Configurations

The following table shows the available hardware modes for the ES9069. All Synchronous Hardware (HW) modes have Automatic FS detection enabled with FS & BCK being detected. See Register 3[7] for more details.

HW Mode	FS (kHz)	BCK (MHz)	MCLK (MHz)	BCK/Channel	MODE	HW2	HW1	HW0
I2S Master Mode								
0	MCLK / 128	MCLK / 2	$(MCLK=128*FS) \leq 49.152$	32	Pull 0	0	0	0
1	MCLK / 256	MCLK / 4	$(MCLK=256*FS) \leq 49.152$	32	Pull 0	0	0	1
2	MCLK / 512	MCLK / 8	$(MCLK=512*FS) \leq 49.152$	32	Pull 0	0	1	0
3	MCLK / 1024	MCLK / 16	$(MCLK=1024*FS) \leq 49.152$	32	Pull 0	0	1	1
LJ Master Mode								
4	MCLK / 128	MCLK / 2	$(MCLK=128*FS) \leq 49.152$	32	Pull 0	Pull 0	0	0
5	MCLK / 256	MCLK / 4	$(MCLK=256*FS) \leq 49.152$	32	Pull 0	Pull 0	0	1
6	MCLK / 512	MCLK / 8	$(MCLK=512*FS) \leq 49.152$	32	Pull 0	Pull 0	1	0
7	MCLK / 1024	MCLK / 16	$(MCLK=1024*FS) \leq 49.152$	32	Pull 0	Pull 0	1	1
I2S Slave SYNC, MCLK/1, Auto FS detection enabled								
8	Auto (8 < FS < 768)	64FS	$64*FS \leq MCLK \leq 49.152$	32	Pull 0	Pull 1	0	0
I2S Slave SYNC, MCLK/2, Auto FS detection enabled								
9	Auto (8 < FS < 192)	64FS	$128*FS \leq MCLK \leq 49.152$	32	Pull 0	Pull 1	0	1
I2S Slave SYNC, MCLK/4, Auto FS detection enabled								
10	Auto (8 < FS < 96)	64FS	$256*FS \leq MCLK \leq 49.152$	32	Pull 0	Pull 1	1	0
I2S Slave SYNC, Auto Clock Gear (128FS), Auto FS detection enabled								
11	Auto (8 < FS < 384)	64FS	$64*FS \leq MCLK \leq 49.152$	32	Pull 0	Pull 1	1	1
LJ Slave SYNC, MCLK/1, Auto FS detection enabled								
12	Auto (8 < FS < 384)	64FS	$64*FS \leq MCLK \leq 49.152$	32	Pull 0	1	0	0
LJ Slave SYNC, MCLK/2, Auto FS detection enabled								
13	Auto (8 < FS < 192)	64FS	$128*FS \leq MCLK \leq 49.152$	32	Pull 0	1	0	1
LJ Slave SYNC, MCLK/4, Auto FS detection enabled								
14	Auto (8 < FS < 96)	64FS	$256*FS \leq MCLK \leq 49.152$	32	Pull 0	1	1	0
LJ Slave SYNC, Auto Clock Gear (128FS), Auto FS detection enabled								
15	Auto (8 < FS < 384)	64FS	$64*FS \leq MCLK \leq 49.152$	32	Pull 0	1	1	1
S/PDIF, DoP, or I2S Slave ASYNC, Auto Detect Input Format, MCLK/1								

ES9069 Datasheet



16	Auto (8 < FS < 384)	64FS	130FS < MCLK < 50	32	Pull 1	0	0	0
S/PDIF, DoP, or I2S Slave ASYNC, Auto Detect Input Format*, MCLK/2								
17	Auto (8 < FS < 384)	64FS	130FS < MCLK < 50	32	Pull 1	0	0	1
S/PDIF, DoP, or I2S Slave ASYNC, Auto Detect Input Format*, MCLK/4								
18	Auto (8 < FS < 192)	64FS	130FS < MCLK < 50	32	Pull 1	0	1	0
I2S Slave ASYNC, Auto Clock Gear (>130FS), Auto Detect Input Format*								
19	Auto (8 < FS < 384)	64FS	130FS < MCLK < 50	32	Pull 1	0	1	1
LJ Slave ASYNC, MCLK/1, Auto Detect Input Format*								
20	Auto (8 < FS < 384)	64FS	130FS < MCLK < 50	32	Pull 1	Pull 0	0	0
LJ Slave ASYNC, MCLK/2, Auto Detect Input Format*								
21	Auto (8 < FS < 192)	64FS	130FS < MCLK < 50	32	Pull 1	Pull 0	0	1
LJ Slave ASYNC, MCLK/4, Auto Detect Input Format*								
22	Auto (8 < FS < 96)	64FS	130FS < MCLK < 50	32	Pull 1	Pull 0	1	0
LJ Slave ASYNC, Auto Clock Gear (>130FS), Auto Detect Input Stream*								
23	Auto (8 < FS < 384)	64FS	130FS < MCLK < 50	32	Pull 1	Pull 0	1	1
DSD Slave SYNC, MCLK/1								
24	DSD64 - DSD512	2FS	4*FS ≤ MCLK ≤ 45.1584	--	Pull 1	Pull 1	0	0
DSD Slave SYNC, Auto Clock Gear (4FS)								
25	DSD64 - DSD512	2FS	4*FS ≤ MCLK ≤ 45.1584	--	Pull 1	Pull 1	0	1
DSD Slave ASYNC, MCLK/1								
26	DSD64 - DSD512	2FS	6*FS ≤ MCLK ≤ 50	--	Pull 1	Pull 1	1	0
DSD Slave ASYNC, Auto Clock Gear (>6FS)								
27	DSD64 - DSD512	2FS	6*FS ≤ MCLK ≤ 50	--	Pull 1	Pull 1	1	1
TDM LJ Slave SYNC, Auto Detect CH num.								
28*	Auto (8 < FS < 768)	Auto (64FS, 128FS, 256FS, 512FS, 1024FS)	64FS ≤ MCLK ≤ 49.152	32	Pull 1	1	0	0
29*	Auto (8 < FS < 384)	Auto (128FS, 256FS, 512FS, 1024FS)	128FS ≤ MCLK ≤ 49.152	32	Pull 1	1	0	1
30*	Auto (8 < FS < 192)	Auto (256FS, 512FS, 1024FS)	256FS ≤ MCLK ≤ 49.152	32	Pull 1	1	1	0
31*	Auto (8 < FS < 192)	Auto (256FS, 512FS, 1024FS)	256FS ≤ MCLK ≤ 49.152	32	Pull 1	1	1	1

Table 6 - Hardware mode pin configurations table

Note:
 * Mode 28 = Channel Slots 1,2, Mode 29 = Channel slots 3,4, Mode 30 = Channel slots 5,6, Mode 31 = Channel slots 7,8
 * ACG is auto clock gearing is enabled, it will normally gear the clock down to 128*FS, unless 64*FS is required, or 2*DSDCLK in DSD modes.
 * **To enable DoP in HW mode, GPIO5 pin must be high**
 * The MQA renderer is not available in HW mode.



Recommended Hardware Mode Setup Sequence

The hardware mode setup sequence is shown below with all hardware pins being defined after CHIP_EN is asserted.

Note: It is recommended that MUTE_CTRL is set low until the HW mode is finalized and after CHIP_EN is asserted, then asserted last.





Figure 3 - Hardware mode startup sequence

Digital Features

See Recommended Operating Conditions for additional information.

Digital Signal Path



Volume Control

This volume control is intended for use during audio playback. Each channel can be digitally attenuated from 0dB to -127.5 dB in 0.5dB steps. When a new volume level is set, the attenuation circuit will ramp softly to the new level at a rate specified in the *DAC VOL UP RATE*, *DAC VOL DOWN RATE* and *DAC VOL DOWN RATE FAST* registers.

Muting the DAC output can be accomplished by *DAC_MUTE_CHx* from Register 86.

Channel volumes, by default, are updated as soon as the volume registers are written. However, the volume control can be updated for both channels together by using *VOLUME_HOLD*.

Volume Control Registers

- Register 74: VOLUME CH1
- Register 75: VOLUME CH2
- Register 82: DAC VOL UP RATE
- Register 83: DAC VOL DOWN RATE
- Register 84: DAC VOL DOWN RATE FAST
- Register 89[4]: VOLUME_HOLD

Volume control is available for PCM (I2S, LJ, RJ, TDM), DoP (DSD over PCM), and DSD. There is separate control for each channel.



Automute

In HW mode automute is controlled by the state of the MUTE_CTRL pin (pin 20), the pin must be “pull 0” or “pull 1” to enable automute.

In SW mode automute is enabled by default and can be disabled on each channel individually through Register 123 *AUTOMUTE ENABLE*.

The thresholds that engage and disengage automute can be configured through the *AUTOMUTE LEVEL* and *AUTOMUTE OFF LEVEL* registers.

If automute is enabled, it will be triggered when any one of the following conditions are met:

Mode	Detection Condition	Time
PCM	Data is lower than <i>automute_level</i> for longer than the <i>automute_time</i> . Data is at a constant DC level for longer than <i>automute_time</i> .	$\frac{2^{18}}{(automute_time * FS)}$
DoP/DSD	DSD data contains a DSD mute pattern (equal number of 1's and 0's in 8 consecutive bits of data), for longer than <i>automute_time</i> . DSD data contains all 1's or 0's in 8 consecutive bits of data, for longer than <i>automute_time</i> .	$\frac{2^{18}}{(automute_time * FS)}$

Table 7 – Automute Configuration

Automute Configuration Registers

- Register 123: *AUTOMUTE ENABLE*
- Register 124-125: *AUTOMUTE TIME*
- Register 126-127: *AUTOMUTE LEVEL*
- Register 128-129: *AUTOMUTE OFF LEVEL*
- Register 62[7]: *DISABLE_DSD_DC* – Disables the DSD automute condition for 8 consecutive bits of 1'b1 or 1'b0.
- Register 62[6]: *DISABLE_DSD_MUTE* – Disables the DSD automute condition for the DSD Mute pattern.
- Register 62[0]: *DISABLE_PCM_DC* – Disables the PCM automute condition for a constant DC level.

8x FIR Interpolation Oversampling Filter

Selection of the 8x interpolation filter is chosen from 8 pre-programmed filter shapes (Register 88[2:0] *FILTER_SHAPE*) or custom sound signatures can be programmed.

For more information on filters see Digital filters section

THD Compensation

The ES9069 has built-in THD compensation to help compensate for system second and third harmonics that may be present on the output signal. The compensation is controlled through 4 individual signed 16-bit coefficients in the THD Compensation Coefficient Registers.

The following equation displays how the second and third harmonics are affected by the C2 and C3 values:




Figure 4 – THD Compensation Block Diagram

THD Compensation is always enabled but if register values are zero, it will be bypassed. For best results, the chosen compensation coefficients should be tuned for each system/device in-situ.

THD Compensation Coefficient Registers

- Registers 94-93: THD_C2_CH2, THD Compensation for C2 for Channel 2
- Registers 92-91: THD_C2_CH1, THD Compensation for C2 for Channel 1
- Registers 110-109: THD_C3_CH2, THD Compensation C3 for Channel 2
- Registers 108-107: THD_C3_CH1, THD Compensation C3 for Channel 1

Note: Coefficients are 16-bit signed values

IIR Filter

The IIR filter in the ES9069 can be bypassed by using Register 90: DAC PATH CONFIG bit [2] IIR_bypass. The bandwidth of the filter is controlled Register 89[2:0] IIR_BW.



GPIO Software Configuration

Each GPIO from 1 to 8 has 14 configurable modes (mode 8 is reserved). The table below shows the available configurations. See GPIO pin descriptions for Hardware and Software mode setups.

GPIO#_CFG	Function	Input / Output	GPIO1	GPIO2	GPIO3	GPIO4	GPIO5	GPIO6	GPIO7	GPIO8
4'd0	Analog Shutdown	Output	Shutdown							
4'd1	Output 0	Output	Output 0							
4'd2	Output 1	Output	Output 1							
4'd3	Clocks	Output	CLKEN_1FS	CLK_BCK	CLK_DAC	CLK_IDAC	CLKEN_1FS	CLK_BCK	CLK_DAC	CLK_IDAC
4'd4	Interrupt	Output	OR of all interrupts							
4'd5	Mute	Output	Mute all channels							
4'd6	System Mode Control	Input	See System mode control section							
4'd7	SRC lock status	Output	src_locked flag							
4'd8	--	--	Reserved							
4'd9	PWM1 signal	Output	PWM1 signal							
4'd10	PWM2 signal	Output	PWM2 signal							
4'd11	PWM3 signal	Output	PWM3 signal							
4'd12	Minimum volume ¹	Output	vol_min flag							
4'd13	Automute status ¹	Output	dac_automute flag							
4'd14	Soft ramp done ¹	Output	dac_ss_ramp flag							
4'd15	MQA authentication	Output	mqa_auth_true flag							

Table 8 - GPIO Configuration function

¹ Can be bitwise ANDed, ORed, or a specific channel output; based on the values of registers 46-47[6:0]. See corresponding registers.

GPIO Configuration Descriptions

Analog shutdown

Output shutdown

Output 0

Outputs a constant 1'b0.

Output 1

Outputs a constant 1'b1.

Clocks

- GPIO1: CLKEN_1FS (1*FS pulse clock)
- GPIO2: CLK_BCK
- GPIO3: CLK_DAC (SYS_CLK)
- GPIO4: CLK_IDAC (128*FS clock)
- GPIO5: CLKEN_1FS
- GPIO6: CLK_BCK
- GPIO7: CLK_DAC
- GPIO8: CLK_IDAC

Interrupt

Bitwise OR of all masked interrupts. See registers 10-21 for interrupt descriptions.



Mute

Mute all DAC channels.

System mode control

Works with register 46-47[15] **GPIO_DAC_MODE**.

When any GPIOx_CFG = 4'd6 (system mode control):

- 1'b0: Disable datapath when GPIOx input is 1'b1
- 1'b1: Enable datapath when GPIO input is 1'b1

When GPIOx input is 1'b0, system mode is determined by register 0[1] **DAC_MODE_REG**.

SRC Lock status

SRC (Sample rate converter) lock status output. If the device is in a synchronous mode, output will be 1'b0.

PWM Signals

Outputs 1 of 3 PWM signals. Frequency and duty cycle on the PWM signals can be calculated with the following equations:

$$frequency [Hz] = \frac{SYS_CLK}{PWM\#_FREQ + 1}$$

$$Duty Cycle [\%] = \left(\frac{PWM\#_COUNT}{PWM\#_FREQ + 1} \right) \times 100$$

Each PWM signal can be controlled by the following registers:

- **PWM1**: register 48 PWM1_COUNT, register 49-50 PWM1_FREQ
- **PWM2**: register 51 PWM2_COUNT, register 52-53 PWM2_FREQ
- **PWM3**: register 54 PWM3_COUNT, register 55-56 PWM3_FREQ

Minimum Volume

vol_min flag output. Is high during normal and abnormal mute conditions.

Normal mute conditions: register mute, gpio mute, override mute, and automute.

Abnormal mute conditions: lock of SRC lock, and bck_ws_fail.

Register 46-47[1] **GPIO_AND_VOL_MIN** sets the GPIO output to be the logical AND of all channel vol_min flags. Overrides **GPIO_OR_VOL_MIN**.

Register 46-47[4] **GPIO_OR_VOL_MIN** sets the GPIO output to be the logical OR of all channel vol_min flags.

Register 46-47[6] **GPIO_SEL** will output the flag of a specific channel if **GPIO_OR_VOL_MIN** and **GPIO_AND_VOL_MIN** are both 1'b0.

Automute status

dac_automute flag output. High when automute is active.

Register 46-47[0] **GPIO_AND_AUTOMUTE** sets the GPIO output to be the logical AND of all channel dac_automute flags.

Overrides **GPIO_OR_AUTOMUTE**.

Register 46-47[3] **GPIO_OR_AUTOMUTE** sets the GPIO output to be the logical OR of all channel dac_automute flags.



Register 46-47[6] **GPIO_SEL** will output the flag of a specific channel if **GPIO_OR_AUTOMUTE** and **GPIO_AND_AUTOMUTE** are both 1'b0.

Soft ramp done

dac_ss_ramp flag output. Is high when the ES9069 is not in the process of ramping either up or down.

Register 46-47[2] **GPIO_AND_SS_RAMP** sets the GPIO output to be the logical AND of all channel dac_ss_ramp flags. Overrides **GPIO_OR_SS_RAMP**.

Register 46-47[5] **GPIO_OR_SS_RAMP** sets the GPIO output to be the logical OR of all channel dac_ss_ramp flags.

Register 46-47[6] **GPIO_SEL** will output the flag of a specific channel if **GPIO_OR_SS_RAMP** and **GPIO_AND_SS_RAMP** are both 1'b0.

MQA authentication

MQA_Auth_True flag output. Will be 1'b1 when the MQA decoder detects an authorized MQA stream.

GPIO Pin Descriptions

GPIOx	Hardware Mode	Software mode
GPIO1	Automute status.	Regular GPIO
GPIO2	Lock Status	Regular GPIO
GPIO3	No hardware mode connection	GPIO3 is connected to the Reg60[5] TDM_DAISSY_CHAIN logic. When TDM_DAISSY_CHAIN = 1'b1, GPIO3 can ONLY be used as an output for daisy chain delayed data line. If TDM_DAISSY_CHAIN = 1'b0, GPIO3 can then be used as a GPIO.
GPIO4	S/PDIF input pin, requires HW modes 16-18.	Regular GPIO.
GPIO5	DoP input enable, requires HW modes 0-23, 28-31	Regular GPIO.
GPIO6	FIR filter selection, 1'b0: Filter 0, Minimum phase (register default), 1'b1: Filter 2, Linear phase fast roll-off. Requires HW modes 0-23, 28-31.	Regular GPIO.
GPIO7	Connect to Ground*	Regular GPIO.
GPIO8	CAL_RES (calibration resistor)	CAL_RES, disable to use as regular GPIO.

Table 9 - GPIO Hardware & Software mode pin descriptions

Note*: In Hardware mode GPIO7 needs to be connected to Ground.



Audio Input Formats

The ES9069 supports multiple serial input data formats. Input format is selected either through Hardware mode or software mode (Register 1: SYS MODE CONFIG).

The ES9069 can automatically determine the input data format by enabling Register 57[0] AUTO_INPUT_SEL. When using AUTO_INPUT_SEL data must be provided on the DATA2 pin, to properly decode the input format. The input data format can also be selected using Reg[2:1] INPUT_SEL.

For Hardware mode see hardware mode for inputs.

This formats include:

- PCM
 - Slave and master mode in 16, 24, and 32 bit widths
 - I2S, Left Justified (LJ) and Right Justified (RJ)
 - TDM up to TDM1024 mode with 32 slots including daisy chain mode
 - Sample rates up to 768kHz (64fs mode)
 - Channel Remapping & Invert
- DoP (DSD Over PCM)
 - Slave and master mode
 - Sample rates up to DoP512 (24bit, 1.4112MHz PCM)
 - Channel Remapping & Invert
- Native DSD
 - Slave and master mode
 - Sample rates from DSD64 (2.8224Mbits/sec, 64 x 44.1kHz) to DSD1024
 - Channel Remapping & Invert
- S/PDIF
 - Selectable input pin and payload information
 - S/PDIF input in HW mode (HW modes 16-18) using GPIO4.



PCM (I2S, LJ, RJ)

Data is organized as 2 channels per data line. Any channel on any data line can be mapped to any DAC through the TDM_CHx_CONFIG channel mapping Registers 64-65. Data is latched on the positive edge of BCLK.

PCM Pin Connections (default configuration)

Pin Name	Function	Description
DATA_CLK	I2S BCLK	I2S clock (Bit Clock), Master or Slave
DATA1	I2S WS	I2S WS (Word Select/Frame Select), Master or Slave
DATA2	I2S DATA	I2S DATA

Table 10 - PCM pin connections




Figure 5 – LJ & I2S Input for 16bit and 32bit word depths

Note: RJ is supported but only in software mode.



TDM (Time-division multiplexing)

The ES9069 supports time-division multiplexing (TDM) format, allowing more than 2 channels (or slots) to be transmitted on each data line, up to a maximum of 32 channels per data line. Typical formats are TDM128 (4chx32bit), TDM256 (8chx32bit), TDM512 (16chx32bit) and TDM1024 (32chx32bit). In this mode, Registers 64[4:0] & 65[4:0] **PCM_CH#_SLOT_SEL** can be used to internally map any TDM slot (channel) to either DAC. Data is latched on the positive edge of BCLK.

TDM Pin Connections (default configuration)

Pin Name	Function	Description
DATA_CLK	TDM BCLK	TDM clock, Master or Slave
DATA1	TDM WS	TDM WS (Word Select/Frame Select), Master or Slave
DATA2	TDM DATA	TDM DATA

Table 11 - TDM pin connections




Figure 6 – TDM128 mode




Figure 7 – TDM256 mode




Figure 8 – TDM512 mode




Figure 9 – TDM1024 mode



Multiple ES9069 devices in parallel in TDM mode

In TDM modes, several ES9069 can be used in parallel to increase the number of channels. Each ES9069 can be configured in HW or SW mode to output its data to different slots on the TDM DATA line.

Note: In hardware modes, only Left Justified TDM formats are supported. In software mode, the user can configure it to be I2S TDM format.




Figure 10 – TDM connection of several ES9069 devices in parallel

Applicable Registers

- Register 60[7] TDM_LJ_MODE set to 1'b1.
- Register 60[6] TDM_VALID_EDGE set to 1'b1.
- Register 59[4:0] TDM_CH_NUM or using Register 57[7] AUTO_CH_DETECT: Sets the # of TDM slots / frame.
- Register 64[4:0] & Register 65[4:0] PCM_CH#_SLOT_SEL: Sets the TDM slots for each device.

Daisy Chain multiple ES9069 devices in TDM mode




Figure 11 – TDM connection of several ES9069 devices in daisy chain mode

Applicable Registers (Daisy chain mode is only available in software mode)

- Register 60[7] TDM_LJ_MODE set to 1'b1
- Register 60[6] TDM_VALID_EDGE set to 1'b1
- Register 60[5] TDM_DAISSY_CHAIN: Enables Daisy Chain mode
 - GPIO3 will output data pass-through on DATA2 line delayed by 1 BCLK
- Register 59[4:0] TDM_CH_NUM or using Register 57[7] AUTO_CH_DETECT: Sets the # of TDM slots / frame.
- Register 61[4:0] TDM_DATA_LATCH_ADJ: Sets the position of the start bit within each TDM slot.
 - Value corresponds to the position of the device in the chain (zero-indexed).
- Register 64[4:0] & Register 65[4:0] PCM_CH#_SLOT_SEL: Sets the TDM slots for each device.
 - Note: the first chip in the chain is required to be in the final 2 slots.

Note: An application note for Daisy chain mode and TDM in general will be available shortly from ESS FAEs or your local distributor.



DSD

In DSD mode, there is a single DSD clock line, and each channel of data is an additional DSD data line. There is no internal channel mapping for DSD input, DSD data input to DATA1 is sent to Ch1, DSD data input to DATA2 is sent to Ch2.

DSD Pin Connections (default configuration)

Pin Name	Function	Description
DATA_CLK	DSD Clock	DSD clock input
DATA1	DSD CH1	DSD DATA channel 1
DATA2	DSD CH2	DSD DATA channel 2

Table 12 - DSD pin connections

Automute is available for DSD once a constant DC level (8 1's or 8 0's in a row) is detected. The ES9069 will then automute to the proper DSD mute pattern.




Figure 12 – DSD format, 1bit stream

The ES9069 can accept DS data line for multiple pins. The pins can be chosen using:

- Register 64[7:5] DSD_CH1_SOURCE, DATA1 (default)
- Register 65[7:5] DSD_CH2_SOURCE, DATA2 (default)

S/PDIF

S/PDIF input

Pin Name	Description
GPIO4	HW modes 16-18 S/PDIF stream input
GPIOx or DATA1/2	Input selection from SPDIF_SEL for software mode

Table 13 - S/PDIF pin connections

S/PDIF is transmitted over a single signal line using dual phase encoded data, which allows for clock extraction from the data signal line.

The ES9069 has an integrated S/PDIF decoder that can be accessed in either Asynchronous Hardware or Software modes.

- For Hardware mode, the S/PDIF input is on GPIO4 using HW modes 16-18.
 - S/PDIF input stream must be disconnected in order to use other input formats.
- For Software mode, the applicable registers are:
 - Register 89[7:4] SPDIF_SEL
 - Selects the S/PDIF input pin
 - If a GPIO is selected, GPIO pins also require the GPIOx_SDB input to be enabled.
 - Register 136[4:0] SPDIF_DATA_SEL
 - Selects the byte of the S/PDIF payload in register 251[7:0] SPDIF_DATA_READ
 - Register 251 SPDIF_DATA_READ
 - Readback the payload, 24 bytes total

ES9069 Datasheet



For decoding the S/PDIF payload see Channel Status Table below:

SPDIF CHANNEL STATUS – Consumer configuration									
Address Offset (Bytes)	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	Reserved	Reserved	0:2Channel 1:4Channel	Reserved	0: No-Preemph 1: Preemph	0: CopyRight 1: Non-CopyRight	0: Audio 1: Data	0: Consumer 1: Professional	
1	Category Code 0x00: General 0x01: Laser-Optical 0x02: D/D Converter 0x03: Magnetic 0x04: Digital Broadcast 0x05: Musical Instrument 0x06: Present A/D Converter 0x08: Solid State Memory 0x16: Future A/D Converter 0x19: DVD 0x40: Experimental								
2	Channel Number 0x0: Don't Care 0x1: A (Left) 0x2: B (Right) 0x3: C 0x4: D 0x5: E 0x6: F 0x7: G 0x8: H 0x9: I 0xA: J 0xB: K 0xC: L 0xD: M 0xE: N 0xF: O				Source Number 0x0: Don't Care 0x1: 1 0x2: 2 0x3: 3 0x4: 4 0x5: 5 0x6: 6 0x7: G 0x8: 8 0x9: 9 0xA: 10 0xB: 11 0xC: 12 0xD: 13 0xE: 14 0xF: 15				
3	Reserved	Reserved	Clock Accuracy 0x0: Level 2 ±1000ppm 0x1: Level 1 ±50ppm 0x2: Level 3 variable pitch shifted		Sample Frequency 0x0: 44.1k 0x2: 48k 0x3: 32k 0x4: 22.05k 0x6: 24k 0x8: 88.2k 0xA: 96k 0xC: 176.4k 0xE: 192k				
4	Reserved	Reserved	Reserved	Reserved	Word Length: If Word Field Size=0 If Word Field Size = 1 000=Not indicated 000=Not indicated 100 = 23bits 100 = 19bits 010 = 22bits 010 = 18bits 110 = 21bits 110 = 17bits 001 = 20bits 001 = 16bits 101 = 24bits 101 = 20bits			Word Field Size 0: Max 20bits 1: Max 24bits	
5-23	Reserved								

Table 14 – S/PDIF Channel Status – Consumer Configuration



SPDIF CHANNEL STATUS – Professional configuration								
Address Offset (Bytes)	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	sampling frequency: 00: not indicated (or see byte 4) 10: 48 kHz 01: 44.1 kHz 11: 32 kHz		lock: 0: locked 1: unlocked		emphasis: 000: Emphasis not indicated 001: No emphasis 011: CD-type emphasis 111: J-17 emphasis		0: Audio 1: Non-audio	0: Consumer 1: Professional
1	User bit management: 0000: no indication 1000: 192-bit block as channel status 0100: As defined in AES18 1100: user-defined 0010: As in IEC60958-3 (consumer)				Channel mode: 0000: not indicated (default to 2 ch) 1000: 2 channel 0100: 1 channel (monophonic) 1100: primary / secondary 0010: stereo 1010: reserved for user applications 0110: reserved for user applications 1110: SCDSR (see byte 3 for ID) 0001: SCDSR (stereo left) 1001: SCDSR (stereo right) 1111: Multichannel (see byte 3 for ID)			
2	alignment level: 00: not indicated 10: –20dB FS 01: –18.06dB FS		Source Word Length: If max = 20bits If max = 24bits 000=Not indicated 000=Not indicated 100 = 23bits 100 = 19bits 010 = 22bits 010 = 18bits 110 = 21bits 110 = 17bits 001 = 20bits 001 = 16bits 101 = 24bits 101 = 20bits		Use of aux sample word: 000: not defined, audio max 20 bits 100: used for main audio, max 24 bits 010: used for coord, audio max 20 bits 110: reserved			
3	Channel identification: if bit 7 = 0 then channel number is 1 plus the numeric value of bits 0-6 (bit reversed). if bit 7 = 1 then bits 4–6 define a multichannel mode and bits 0–3 (bit reversed) give the channel number within that mode.							
4	fs scaling: 0: no scaling 1: apply factor of 1 / 1.001 to value	Sample frequency (fs): 0000: not indicated 0001: 24kHz 0010: 96kHz 1001: 22.05kHz 1010: 88.2kHz 1011: 176.4kHz 0011: 192kHz 1111: User defined			Reserved		DARS (Digital audio reference signal): 00: not a DARS 01: DARS grade 2 (±10ppm) 10: DARS grade 1 (±1ppm) 11: Reserved	
5	Reserved							
6-9	alphanumeric channel origin: four-character label using 7-bit ASCII with no parity. Bits 55, 63, 71, 79 = 0.							
10-13	alphanumeric channel destination: four-character label using 7-bit ASCII with no parity. Bits 87, 95, 103, 111 = 0.							
14-17	local sample address code: 32-bit binary number representing the sample count of the first sample of the channel status block.							
18-21	time of day code: 32-bit binary number representing time of source encoding in samples since midnight							
22	reliability flags 0: data in byte range is reliable 1: data in byte range is unreliable							
23	CRCC 00000000: not implemented X: error check code for bits 0–183							

Table 15 – S/PDIF Channel Status – Professional Configuration



Digital Filters

The ES9069 has 8 pre-programmed digital filters and a programmable filter to allow for custom filter responses. The latency for each filter reduces (scales) with increasing sample rates. (See Register 88[2:0] FILTER_SHAPE for configuration).

The pre-programmed filters are:

- **Minimum phase (default)**
- Linear phase apodizing fast roll-off
- Linear phase fast roll-off
- Linear phase slow roll-off low-ripple
- Linear phase slow roll-off
- Minimum phase fast roll-off
- Minimum phase slow roll-off
- Minimum phase slow roll-off low dispersion

#	Filter	Description
1	Minimum phase (default)	Version 2 of minimum phase fast roll-off (#6) with less ripple and more image rejection
2	Linear phase apodizing fast roll-off	Full image rejection by $f_s/2$ to avoid any aliasing, with smooth roll-off starting before 20k.
3	Linear phase fast roll-off	Sabre legacy filter, optimized for image rejection @ 0.55 fs
4	Linear phase fast roll-off low-ripple	Sabre legacy filter, optimized for in-band ripple
5	Linear phase slow roll-off	Sabre legacy filter, optimized for lower latency, but symmetric impulse response
6	Minimum phase fast roll-off	Low latency, minimal pre ringing and low passband ripple, image rejection @ 0.55fs
7	Minimum phase slow roll-off	Lowest latency at the cost of image rejection
8	Minimum phase fast roll-off low dispersion	Provides a nice balance of the low latency of minimum phase filters and the low dispersion of linear phase filters. Minimal pre-ringing is added to achieve the low dispersion in the audio band.

Table 16 – FIR digital filter properties

Note on Minimum phase filters:

Minimum phase filters are asymmetric filters that work to minimize the pre-echo of the filter, while still maintaining an excellent frequency response and they peak earlier than linear phase filters, resulting in a lower group delay. Minimum phase filters usually feature zero cycles of pre-echo, which can result in improved audio quality.



Customizable programmable FIR filters

The ES9069 has an 8x interpolation oversampling FIR filter in the ES9069 data path that is programmable. It is a combination of 2 filters, a 4x FIR filter and a 2x FIR filter.

These filters can be bypassed using Register 90[1] BYPASS_FIR4X & 90[0] BYPASS_FIR2X, which will source data to the IIR filter. It is recommended to use an 8xFS input if the bypass is used. For example, an external signal at 44.1kHz can be oversampled externally to 8 x 44.1kHz = 352.8kHz and then applied to the serial decoder in either I²S, LJ or RJ format.

The addresses for the two filters are:

- 2X FIR, Address 0x00 – 0x7F(0 – 127), 128 coefficients
- 4X FIR, Address 0x80 – 0x9F(128 – 159), 32 coefficients

To program the filters, the following registers are required:

- Register 135: PROGRAM RAM CONTROL
 - [1] PROG_COEFF_WE
 - Enables writing to the programmable coefficient RAM
 - [0] PROG_COEFF_EN
 - Use the built-in filters or custom filter
- Register 137: PROGRAM RAM ADDRESS
 - [7] PROG_COEFF_STAGE
 - Choose which FIR stage to write to, either 4x or 2x
 - [6:0] PROG_COEFF_ADDR
 - Selects the coefficient address when writing custom coefficients for the interpolation oversampling filter.
- Register 140-138: PROGRAM RAM DATA
 - 24-bit signed filter coefficient to the address defined by PROG_COEFF_ADDR
- Register 248-246: PROG COEFF OUT READ
 - Used to readback the programmed coefficients

An example sequence of programming a coefficient into RAM:

```
Write Reg 137 0           // RAM Address = 0, 2x stage
Write Reg 138 32          // Set data bits [7:0] of 24 bit coefficient
Write Reg 139 255         // Set data bits [15:8]
Write Reg 140 255         // Set data bits [23:16]
Write Reg 135 0x02        // Write 24 bit coefficient to RAM
Write Reg 135 0x00        // Reset write enable
```

Repeat for all 4x and 2x coefficient addresses.

An application note the programming sequence and sample code will be available shortly from your ESS distributor or field application engineer (FAE).



PCM Filter Properties (44.1kHz Sampling)

Minimum phase					
Parameter	Conditions	MIN	TYP	MAX	UNIT
Pass band	-3dB			0.49 x fs	Hz
Stop band	-96dB	0.55 x fs			Hz
Group Delay		3.30/fs		9.38/fs	s
Flatness (ripple)	0.0004				dB

Linear phase apodizing fast roll-off					
Parameter	Conditions	MIN	TYP	MAX	UNIT
Pass band	-3dB			0.44 x fs	Hz
Stop band	-107dB	0.50 x fs			Hz
Group Delay			33.18/fs		s
Flatness (ripple)	0.0017				dB

Linear phase fast roll-off					
Parameter	Conditions	MIN	TYP	MAX	UNIT
Pass band	-3dB			0.49 x fs	Hz
Stop band	-115dB	0.55 x fs			Hz
Group Delay			33.80/fs		s
Flatness (ripple)	0.0023				dB

Linear phase fast roll-off low ripple					
Parameter	Conditions	MIN	TYP	MAX	UNIT
Pass band	-3dB			0.49 x fs	Hz
Stop band	-97dB	0.55 x fs			Hz
Group Delay			31.62/fs		s
Flatness (ripple)	0.0003				dB

Linear phase slow roll-off					
Parameter	Conditions	MIN	TYP	MAX	UNIT
Pass band	-3dB			0.44 x fs	Hz
Stop band	-90dB	0.75 x fs			Hz
Group Delay			6.25/fs		s
Flatness (ripple)	0.0020				dB

Minimum phase fast roll-off					
Parameter	Conditions	MIN	TYP	MAX	UNIT
Pass band	-3dB			0.49 x fs	Hz
Stop band	-99dB	0.55 x fs			Hz
Group Delay		3.30/fs		9.51/fs	s
Flatness (ripple)	0.0016				dB



Minimum phase slow roll-off					
Parameter	Conditions	MIN	TYP	MAX	UNIT
Pass band	-3dB			0.43 x fs	Hz
Stop band	-91dB	0.80 x fs			Hz
Group Delay		2.47/fs		2.97/fs	s
Flatness (ripple)	0.0035				dB

Minimum phase slow roll-off low dispersion					
Parameter	Conditions	MIN	TYP	MAX	UNIT
Pass band	-3dB			0.43 x fs	Hz
Stop band	-90dB	0.80 x fs			Hz
Group Delay		9.6/fs		9.8/fs	s
Flatness (ripple)	0.0072				dB

Table 17 – PCM Filter Properties

PCM Filter Latency

The following table shows the simulated latency of each filter at 44.1kHz sampling rate. Measurements were taken from the external impulse response. The extra sample delay for encoding the data accounts for external processing time to serialize the data stream. Latency delay will reduce (scale) with sampling rate.

Digital Filter	Delay(us) @ fs=44.1kHz
Minimum phase (default)	174us
Linear phase apodizing fast roll-off	840us
Linear phase fast roll-off	854us
Linear phase fast roll-off low ripple	808us
Linear phase slow roll-off	229us
Minimum phase fast roll-off	174us
Minimum phase slow roll-off	152us
Minimum phase slow roll-off low dispersion	310us

Table 18 - Latency of Pre-Programmed Digital Filters




PCM Filter Frequency Response

The following frequency responses were obtained from software simulations of these filters. Simulation sample rate is 44.1kHz.

Filter	Frequency Response
<p>Minimum phase</p>	
<p>Linear phase apodizing fast roll-off</p>	



<p>Linear phase fast roll-off</p>	<p>The plot shows the frequency response at a sampling rate of 44.1 kHz. The main graph plots Amplitude [dB] from -180 to 20 against Frequency [Hz] on a logarithmic scale from 10² to 10⁵. The passband is flat at 0 dB until approximately 20 kHz, where it drops sharply to -120 dB. The stopband shows significant ripple between -120 dB and -180 dB. An inset graph zooms in on the passband and the start of the roll-off, showing a ripple of approximately ±0.005 dB in the passband and a sharp drop to -120 dB at the cutoff frequency.</p>
<p>Linear phase fast roll-off low ripple</p>	<p>The plot shows the frequency response at a sampling rate of 44.1 kHz. The main graph plots Amplitude [dB] from -180 to 20 against Frequency [Hz] on a logarithmic scale from 10² to 10⁵. The passband is flat at 0 dB until approximately 20 kHz, where it drops sharply to -120 dB. The stopband shows very low ripple, staying consistently between -120 dB and -180 dB. An inset graph zooms in on the passband and the start of the roll-off, showing a very low ripple of approximately ±0.001 dB in the passband and a sharp drop to -120 dB at the cutoff frequency.</p>





<p>Minimum phase slow roll-off</p>	
<p>Minimum phase slow roll-off low dispersion</p>	

Table 19 – PCM Filter Frequency Response






PCM Filter Impulse Response

The following impulse responses were obtained from software simulations of these filters. Measurements were taken from the external impulse response. The extra sample delay for encoding the data accounts for external processing time to serialize the data stream. Simulation sample rate is 44.1kHz.

Filter	Impulse Response
<p>Minimum phase</p>	
<p>Linear phase apodizing fast roll-off</p>	



<p>Linear phase fast roll-off</p>	 <p style="text-align: center;">Impulse Response at Fs = 44.1 kHz</p> <p>The plot shows the impulse response of a filter. The x-axis is labeled 'Samples of Fs' and ranges from 0 to 75 with major ticks every 15 units. The y-axis is labeled 'Amplitude' and ranges from -0.5 to 1.0 with major ticks every 0.5 units. A sharp positive peak is centered at approximately 35 samples, reaching an amplitude of about 0.9. There are several smaller side lobes on either side of the main peak, with the largest being about 0.15 in amplitude. The signal returns to zero by approximately 60 samples.</p>
<p>Linear phase fast roll-off low ripple</p>	 <p style="text-align: center;">Impulse Response at Fs = 44.1 kHz</p> <p>This plot is identical in axes and title to the one above. It shows the impulse response of a filter with a sharp peak at approximately 35 samples. However, the side lobes are significantly smaller, with the largest being only about 0.05 in amplitude. The signal returns to zero by approximately 60 samples, indicating a much steeper roll-off than the filter in the first plot.</p>





<p>Minimum phase slow roll-off</p>	
<p>Minimum phase slow roll-off low dispersion</p>	

Table 20 – PCM Filter Impulse Response

MQA Renderer

The ES9069 is a licensed MQA hardware renderer.

The MQA renderer is only available in software configuration mode and is accessible with Register 141: MQA Config.

Analog Features

Calibration Resistor

The ES9069 features an integrated resistor that is used for calibration of DAC voltage supplies AVCC_DAC1 and AVCC_DAC2. This calibration is required to maintain output level from device to device with the process varying DAC output impedance. This calibration resistor is accessible through GPIO8, it is enabled by default. The ~47.5kΩ calibration resistor can be disabled with Register 34[6], **CAL_RES_ENB**, removing the pulldown from interacting with the GPIO8 functionality.

To calibrate the AVCC_DAC1 and AVCC_DAC2 voltage supplies, a circuit is required to generate the voltage supply based on the resistor value. This can be done by generating a constant current and using that current through the internal calibration resistor to generate the reference voltage. This voltage is then buffered for the AVCC_DACx supply.

By default, the switch is closed (CAL_RES_ENB = 1'b0) , Register 42[7] = 1'b0 (input disabled), and Register 41[7] GPIO8_OE = 1'b0 (tristated).




Figure 13 – GPIO8 Digital I/O with Calibration Resistor



Absolute Maximum Ratings

PARAMETER	RATING
Positive Supply Voltage <ul style="list-style-type: none"> • AVCC_DAC1 • AVCC_DAC2 • AVDD • VCCA • DVDD 	<ul style="list-style-type: none"> • +3.7V with respect to Ground • +3.7V with respect to Ground • +3.7V with respect to Ground • +3.7V with respect to Ground • +1.4V with respect to Ground
Storage temperature	-65°C to +150°C
Operating Junction Temperature	+125°C
Voltage range for digital input pins	-0.3V to AVDD(nom)+0.3V
ESD Protection	
Human Body Model (HBM)	2kV
Charge Device Model (CDM)	500V

Table 21 – Absolute Maximum Ratings

WARNING: Stresses beyond those listed under here may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied.

WARNING: Electrostatic Discharge (ESD) can damage this device. Proper procedures must be followed to avoid ESD when handling this device.

I/O Electrical Characteristics

PARAMETER	SYMBOL	MINIMUM	MAXIMUM	UNIT
High-level input voltage	VIH	$(AVDD / 2) + 0.4$		V
Low-level input voltage	VIL		0.4	V
High-level output voltage	VOH	$AVDD - 0.2$		V
Low-level output voltage	VOL		0.2	V

Table 22 – I/O Electrical Characteristics

Recommended Operating Conditions

There are the recommended operating conditions for the ES9069

PARAMETER	SYMBOL	CONDITIONS
Operating temperature	T_A	-20°C to +85°C
AVCC_DAC1		3.3V
AVCC_DAC2		3.3V
AVDD		3.3V
VCCA		3.3V
DVDD	Internal	1.2V

Table 23 – Recommended Operating Conditions

Note: Supplied power is required to be within +/- 5% of the recommended condition.



Power Consumption

Power numbers are given when the device is in slave mode.

Test Conditions 1 (unless otherwise noted)

T_A = 25°C, AVCC_R = AVCC_L = VCCA = AVDD = +3.3V, DVDD = +1.2V, fs = 48kHz, DAC enabled, 1kHz sine full scale

Parameter	Min	Typ	Max	Unit
Hardware Mode: 11 (Slave mode with ACG (128*FS), MCLK = 49.152MHz)				
AVCC_DAC1		5.9		mA
AVCC_DAC2		5.9		mA
VCCA		0.4		mA
AVDD		4.0		mA
Power Consumption		54		mW
Hardware Mode: 2 (Master mode with MCLK = 24.576MHz, FS=MCLK/512)				
AVCC_DAC1		6.8		mA
AVCC_DAC2		6.8		mA
VCCA		0.5		mA
AVDD		9.4		mA
Power Consumption		78		mW
Hardware Mode: 1 (Master mode with MCLK = 12.288MHz, FS=MCLK/256)				
AVCC_DAC1		6.2		mA
AVCC_DAC2		6.2		mA
VCCA		0.22		mA
AVDD		6.9		mA
Power Consumption		64		mW

Table 24 – Power Consumption with test conditions 1



Test Conditions 2 (unless otherwise noted)

T_A = 25°C, AVCC_R = AVCC_L = VCCA = AVDD = +3.3V, DVDD = +1.2V, fs = 48kHz, DAC enabled, streaming zeros, automute enabled

Parameter	Min	Typ	Max	Unit
Hardware Mode: 11 (Slave mode with ACG (128*FS), MCLK = 49.152MHz)				
AVCC_DAC1		0.8		mA
AVCC_DAC2		0.8		mA
VCCA		0.4		mA
AVDD		2.4		mA
Power Consumption		15		mW
Hardware Mode: 2 (MCLK = 24.576MHz)				
AVCC_DAC1		1.5		mA
AVCC_DAC2		1.5		mA
VCCA		0.44		mA
AVDD		6.9		mA
Power Consumption		34		mW
Hardware Mode: 1 (MCLK = 12.288MHz)				
AVCC_DAC1		1.0		mA
AVCC_DAC2		1.0		mA
VCCA		0.2		mA
AVDD		5.0		mA
Power Consumption		24		mW

Table 25 – Power Consumption with test conditions 2



Performance

Test Conditions 1 (unless otherwise noted)

$T_A = 25^\circ\text{C}$, $AVCC_DAC1 = AVCC_DAC2 = VCCA = AVDD = +3.3\text{V}$, $DVDD = +1.2\text{V}$, $f_s = 48\text{kHz}$, HW mode (I2S Master Mode)

Note: Performance numbers were measured using the ESS ES9069 evaluation board v1.0, $10\text{V}_{\text{rms}} = 0\text{dBFS}$ input.

Parameter		Min	Typ	Max	Unit
Resolution			32		Bit
Max MCLK frequency				50	MHz
THD+N Ratio / THD Ratio @ $f_s=48\text{kHz}$ (differential)	0dBFS, BW=20Hz-20kHz		-120/-126		dB
THD+N Ratio / THD Ratio @ $f_s=96\text{kHz}$ (differential)	0dBFS, BW=20Hz-40kHz		-117/-126		dB
THD+N Ratio / THD Ratio @ $f_s=192\text{kHz}$ (differential)	0dBFS, BW=20Hz-80kHz		-114/-126		dB
THD+N Ratio / THD Ratio @ $f_s=384\text{kHz}$ (differential)	0dBFS, BW=20Hz-160kHz		-108/-126		dB
DNR (A-weighted) (2 Channel mode – Single Channel diff)	-60dBFS		130		dB
DNR (A-weighted) (Mono mode – 2 channel sum diff)			133		dB
Voltage output amplitude	Full-scale out		$0.886 \cdot AVCC_DACx$		V _{pp}
Voltage output offset	Bipolar zero out		$AVCC/2$		V
Current output amplitude	Full-scale out		$1000 \times 0.886 \cdot AVCC_DAC / R_{DAC}$		mApp
Current output offsets	Bipolar zero out		$1000 \times (AVCC/2 - V_g) / R_{DAC}$		mA
Output impedance (Per + or – pin of each DAC output)	R_{DAC}		$390 \pm 15\%$		Ω

Table 26 – Performance Data

Timing Requirements

I²C Slave Interface Timing




Figure 14 – I²C Slave Control Interface Timing

Parameter	Symbol	CLK Constraint	Standard-Mode		Fast-Mode		Unit
			MIN	MAX	MIN	MAX	
SCL Clock Frequency	f_{SCL}	$< CLK/20$	0	100	0	400	kHz
START condition hold time	$t_{HD,STA}$		4.0	-	0.6	-	μs
LOW period of SCL	t_{LOW}	$>10/CLK$	4.7	-	1.3	-	μs
HIGH period of SCL ($>10/CLK$)	t_{HIGH}	$>10/CLK$	4.0	-	0.6	-	μs
START condition setup time (repeat)	$t_{SU,STA}$		4.7	-	0.6	-	μs
SDA hold time from SCL falling - All except NACK read - NACK read only	$t_{HD,DAT}$		0 2/CLK	-	0 2/CLK	-	μs s
SDA setup time from SCL rising	$t_{SU,DAT}$		250	-	100	-	ns
Rise time of SDA and SCL	t_r		-	1000		300	ns
Fall time of SDA and SCL	t_f		-	300		300	ns
STOP condition setup time	$t_{SU,STO}$		4	-	0.6	-	μs
Bus free time between transmissions	t_{BUF}		4.7	-	1.3	-	μs
Capacitive load for each bus line	C_b		-	400	-	400	pF

Table 27 – I²C slave interface timing definitions




Figure 15 – I²C single byte examples of read and write instructions with I²C



SPI Slave Interface

The 4-wire SPI data format is: Command (1 byte) + Address (1 byte) + Data




Figure 16 – SPI single byte write




Figure 17 – SPI single byte read




Figure 18 – SPI multi-byte read



Audio Interface Timing

Audio data on DATA1-2 are sampled at the rising edges of DATA_CLK and must satisfy the setup and hold time requirements relative to the rising edge of DATA_CLK.




Figure 19 – Audio interface timing

Parameter	Symbol	Min	Max	Unit
DATA_CLK pulse width high	t_{DCH}	9.0		ns
DATA_CLK pulse width low	t_{DCL}	9.0		ns
DATA_CLK cycle time	t_{DCY}	20		ns
DATA_CLK duty cycle		45:55	55:45	
DATAx set-up time to DATA_CLK rising edge	t_{DS}	4.1		ns
DATAx hold time to DATA_CLK rising edge	t_{DH}	2.0		ns

Table 9 - Audio interface timing definitions



Register Overview

The ES9069 contains read/write and read-only registers. A system clock must be present to access registers.

Multi-byte registers must be written from LSB to MSB. Data is latched when MSB is written.

Multi-byte registers must be read from LSB to MSB. Data is latched when LSB is read.

MSB is always stored in the highest register address.

Read/Write Register Addresses

Registers 0-142 (0x00 – 0x8E) are read/write registers

Read-only Register Addresses

Registers 224 – 251 (0xE0 – 0xFB) are read only registers.

Multi-Byte Registers

Multi-byte registers must be written from LSB to MSB. Data is latched when MSB is written.

MSB is always stored in the highest register address.



Register Map

Addr (Hex)	Addr (Dec)	Register	7	6	5	4	3	2	1	0	
0x00	0	SYSTEM CONFIG	SOFT_RESET	ENABLE_64FS_MODE	RESERVED				DAC_MODE	RESERVED	
0x01	1	SYS MODE CONFIG	ENABLE_DAC_CLK	SYNC_MODE	RESERVED		ENABLE_SPDIF_DECODE	ENABLE_DOP_DECODE	ENABLE_DSD_DECODE	ENABLE_TDM_DECODE	
0x02	2	RESERVED	RESERVED								
0x03	3	DAC CLOCK CONFIG	AUTO_FS_DETECT	SELECT_IDAC_HALF	SELECT_IDAC_NUM						
0x04	4	CLOCK CONFIG	MASTER_BCK_DIV								
0x05	5	CLK GEAR SELECT	RESERVED		SEL_CLK_GEAR		RESERVED	AUTO_CLK_GEAR	RESERVED	AUTO_FS_DETECT_BLOCK_64FS	
0x06 - 0x09	6 - 9	RESERVED	RESERVED								
0x0A	10	INTERUPT MASKP	BCK_WS_FAIL_MASKP	DOP_VALID_MASKP	SS_FULL_RAMP_CH2_MASKP	SS_FULL_RAMP_CH1_MASKP	AUTOMUTE_FLAG_CH2_MASKP	AUTOMUTE_FLAG_CH1_MASKP	VOL_MIN_CH2_MASKP	VOL_MIN_CH1_MASKP	
0x0B	11	INTERUPT MASKP	RESERVED		INPUT_SELECT_OVERRIDE_MASKP		TDM_VALID_EDGE_MASKP	RESERVED			
0x0C - 0x0E	12 - 14	RESERVED	RESERVED								
0x0F	15	INTERUPT MASKN	BCK_WS_FAIL_MASKN	DOP_VALID_MASKN	SS_FULL_RAMP_CH2_MASKN	SS_FULL_RAMP_CH1_MASKN	AUTOMUTE_FLAG_CH2_MASKN	AUTOMUTE_FLAG_CH1_MASKN	VOL_MIN_CH2_MASKN	VOL_MIN_CH1_MASKN	
0x10	16	INTERUPT MASKN	RESERVED		INPUT_SELECT_OVERRIDE_MASKN		TDM_VALID_EDGE_MASKN	RESERVED			
0x11 - 0x13	17 - 19	RESERVED	RESERVED								
0x14	20	INTERRUPT CLEAR	BCK_WS_FAIL_CLEAR	DOP_VALID_CLEAR	SS_FULL_RAMP_CH2_CLEAR	SS_FULL_RAMP_CH1_CLEAR	AUTOMUTE_FLAG_CH2_CLEAR	AUTOMUTE_FLAG_CH1_CLEAR	VOL_MIN_CH2_CLEAR	VOL_MIN_CH1_CLEAR	
0x15	21	INTERRUPT CLEAR	RESERVED		INPUT_SELECT_OVERRIDE_CLEAR		TDM_VALID_EDGE_CLEAR	RESERVED			
0x16 - 0x1C	22 - 28	RESERVED	RESERVED								
0x1D	29	DPLL BW	DPLL_BW				RESERVED				
0x1E - 0x21	30 - 33	RESERVED	RESERVED								
0x22	34	DATA PATH CONFIG	CH2_NSMOD_IN_SEL	CAL_RES_ENB	RESERVED						
0x23	35	PCM 4X GAIN	RESERVED							CH2_PCM_4X_GAIN	CH1_PCM_4X_GAIN
0x24	36	RESERVED	RESERVED								
0x25	37	GPIO1/2 CONFIG	GPIO2_CFG				GPIO1_CFG				
0x26	38	GPIO3/4 CONFIG	GPIO4_CFG				GPIO3_CFG				
0x27	39	GPIO5/6 CONFIG	GPIO6_CFG				GPIO5_CFG				
0x28	40	GPIO7/8 CONFIG	GPIO8_CFG				GPIO7_CFG				
0x29	41	GPIO OUTPUT ENABLE	GPIO8_OE	GPIO7_OE	GPIO6_OE	GPIO5_OE	GPIO4_OE	GPIO3_OE	GPIO2_OE	GPIO1_OE	
0x2A	42	GPIO INPUT	GPIO8_SDB	GPIO7_SDB	GPIO6_SDB	GPIO5_SDB	GPIO4_SDB	GPIO3_SDB	GPIO2_SDB	GPIO1_SDB	
0x2B	43	GPIO WK EN	GPIO8_WK_EN	GPIO7_WK_EN	GPIO6_WK_EN	GPIO5_WK_EN	GPIO4_WK_EN	GPIO3_WK_EN	GPIO2_WK_EN	GPIO1_WK_EN	
0x2C	44	INVERT GPIO	INVERT_GPIO8	INVERT_GPIO7	INVERT_GPIO6	INVERT_GPIO5	INVERT_GPIO4	INVERT_GPIO3	INVERT_GPIO2	INVERT_GPIO1	
0x2D	45	GPIO READ	GPIO8_READ	GPIO7_READ	GPIO6_READ	GPIO5_READ	GPIO4_READ	GPIO3_READ	GPIO2_READ	GPIO1_READ	
0x2E	46	GPIO OUTPUT LOGIC	RESERVED	GPIO_SEL	GPIO_OR_SS_RAMP	GPIO_OR_VOL_MIN	GPIO_OR_AUTOMUTE	GPIO_AND_SS_RAMP	GPIO_AND_VOL_MIN	GPIO_AND_AUTOMUTE	
0x2F	47	GPIO OUTPUT LOGIC	GPIO_DAC_MODE	RESERVED							
0x30	48	PWM1 COUNT	PWM1_COUNT								
0x31	49	PWM1 FREQUENCY	PWM1_FREQ								
0x32	50	PWM2 COUNT	PWM2_COUNT								
0x33	51	PWM2 FREQUENCY	PWM2_FREQ								
0x34	52	PWM3 COUNT	PWM3_COUNT								
0x35	53	PWM3 FREQUENCY	PWM3_FREQ								
0x36	54	PWM3 COUNT	PWM3_COUNT								
0x37	55	PWM3 FREQUENCY	PWM3_FREQ								
0x38	56	PWM3 FREQUENCY	PWM3_FREQ								
0x39	57	INPUT SELECTION	AUTO_CH_DETECT	ENABLE_DSD_FAULT_DETECTION	DSD_MASTER_MODE	PCM_MASTER_MODE	RESERVED	INPUT_SEL		AUTO_INPUT_SEL	
0x3A	58	MASTER ENCODER CONFIG	TDM_RESYNC	BCK_INV	RESERVED	MASTER_FRAME_LENGTH		MASTER_WS_PULSE_MODE	MASTER_WS_INVERT	MASTER_BCK_INVERT	
0x3B	59	TDM CONFIG	RESERVED				TDM_CH_NUM				
0x3C	60	TDM CONFIG1	TDM_LJ_MODE	TDM_VALID_EDGE	RESERVED						
0x3D	61	TDM CONFIG2	RESERVED	TDM_BIT_WIDTH				TDM_DATA_LATCH_ADJ			
0x3E	62	BCK/WS MONITOR CONFIG	DISABLE_DSD_DC	DISABLE_DSD_MUTE	ENABLE_WS_MONITOR	ENABLE_BCK_MONITOR	DISABLE_PCM_DC	RESERVED			
0x3F	63	RESERVED	RESERVED								
0x40	64	CH1 SLOT CONFIG	DSD_CH1_SOURCE				PCM_CH1_SLOT_SEL				
0x41	65	CH2 SLOT CONFIG	DSD_CH2_SOURCE				PCM_CH2_SLOT_SEL				
0x42 - 0x49	66 - 73	RESERVED	RESERVED								
0x4A	74	VOLUME CH1	RESERVED				VOLUME_CH1				
0x4B	75	VOLUME CH2	RESERVED				VOLUME_CH2				
0x4C - 0x51	76 - 81	RESERVED	RESERVED								
0x52	82	DAC VOL UP RATE	DAC_VOL_RATE_UP								



ES9069 Datasheet

0x53	83	DAC VOL DOWN RATE	DAC_VOL_RATE_DOWN							
0x54	84	DAC VOL DOWN RATE FAST	DAC_VOL_RATE_FAST							
0x55	85	RESERVED	RESERVED							
0x56	86	DAC MUTE	RESERVED				DAC_MUTE_CH2	DAC_MUTE_CH1		
0x57	87	DAC INVERT	RESERVED				DAC_INVERT_CH2	DAC_INVERT_CH1		
0x58	88	FILTER SHAPE	RESERVED				FILTER_SHAPE			
0x59	89	IIR BANDWIDTH & S/PDIF SEL	SPDIF_SEL			VOLUME_HOLD		IIR_BW		
0x5A	90	DAC PATH CONFIG	RESERVED				BYPASS_IIR	BYPASS_FIR4X	BYPASS_FIR2X	
0x5B	91	THD C2	THD_C2_CH1							
0x5C	92		THD_C2_CH1							
0x5D	93		THD_C2_CH2							
0x5E	94		THD_C2_CH2							
0x5F - 0x6A	95 - 106	RESERVED	RESERVED							
0x6B	107	THD C3	THD_C3_CH1							
0x6C	108		THD_C3_CH1							
0x6D	109		THD_C3_CH2							
0x6E	110		THD_C3_CH2							
0x6F - 0x7A	111 - 122	RESERVED	RESERVED							
0x7B	123	AUTOMUTE ENABLE	RESERVED				AUTOMUTE_EN_CH2	AUTOMUTE_EN_CH1		
0x7C	124	AUTOMUTE TIME	AUTOMUTE_TIME							
0x7D	125		RESERVED			MUTE_RAMP_TO_GROUND	AUTOMUTE_TIME			
0x7E	126		AUTOMUTE_LEVEL							
0x7F	127		AUTOMUTE_LEVEL							
0x80	128	AUTOMUTE OFF LEVEL	AUTOMUTE_OFF_LEVEL							
0x81	129		AUTOMUTE_OFF_LEVEL							
0x82	130	SOFT RAMP CONFIG	RESERVED			SOFT_RAMP_TIME				
0x83 - 0x86	131 - 134	RESERVED	RESERVED							
0x87	135	PROGRAM RAM CONTROL	RESERVED				PROG_COEFF_WE	PROG_COEFF_EN		
0x88	136	S/PDIF READ CONTROL	RESERVED			SPDIF_DATA_SEL				
0x89	137	PROGRAM RAM ADDRESS	PROG_COEFF_STAGE	PROG_COEFF_ADDR						
0x8A	138	PROGRAM RAM DATA	PROG_COEFF_IN							
0x8B	139		PROG_COEFF_IN							
0x8C	140		PROG_COEFF_IN							
0x8D	141	MQA CONFIG	RESERVED						MQA_RENDERING_ENABLE	
0x8E - 0x91	142 - 145	RESERVED	RESERVED							
0xE0	224	RESERVED	RESERVED							
0xE1	225	CHIP ID READ	CHIP_ID							
0xE2 - 0xE4	226 - 228	RESERVED	RESERVED							
0xE5	229	INTERRUPT STATES	BCK_WS_FAIL_STATE	DOP_VALID_STATE	SS_FULL_RAMP_STATE	AUTOMUTE_STATE		VOL_MIN_STATE		
0xE6	230	INTERRUPT STATES	RESERVED		INPUT_SELECT_OVERRIDE_STATE	TDM_DATA_VALID_STATE	RESERVED			
0xE7 - 0xE9	231 - 233	RESERVED	RESERVED							
0xEA	234	INTERRUPT SOURCES	BCK_WS_FAIL_SOURCE	DOP_VALID_SOURCE	SS_FULL_RAMP_SOURCE	AUTOMUTE_SOURCE		VOL_MIN_SOURCE		
0xEB	235	INTERRUPT SOURCES	RESERVED		INPUT_SELECT_OVERRIDE_SOURCE	TDM_DATA_VALID_SOURCE	RESERVED			
0xEC - 0xEE	236 - 238	RESERVED	RESERVED							
0xEF	239	RATIO VALID READ	RATIO_VALID		RESERVED					
0xF0	240	GPIO READ	GPIO8_I_READ	GPIO7_I_READ	GPIO6_I_READ	GPIO5_I_READ	GPIO4_I_READ	GPIO3_I_READ	GPIO2_I_READ	GPIO1_I_READ
0xF1	241	VOL MIN READ	RESERVED					VOL_MIN_CH2	VOL_MIN_CH1	
0xF2	242	AUTOMUTE READ	RESERVED					AUTOMUTE_CH2	AUTOMUTE_CH1	
0xF3	243	SOFT RAMP UP READ	RESERVED					SS_RAMP_UP_CH2	SS_RAMP_UP_CH1	
0xF4	244	SOFT RAMP DOWN READ	RESERVED					SS_RAMP_DOWN_CH2	SS_RAMP_DOWN_CH1	
0xF5	245	INPUT STREAM READBACK	RESERVED		SPDIF_VALID	TDM_DATA_VALID	DOP_VALID	INPUT_SELECT_OVERRIDE		
0xF6	246	PROG COEFF OUT READ	PROG_COEFF_OUT							
0xF7	247		PROG_COEFF_OUT							
0xF8	248		PROG_COEFF_OUT							
0xF9 - 0xFA	249 - 250	RESERVED	RESERVED							
0xFB	251	S/PDIF DATA READ	SPDIF_DATA_READ							



Register Listings

Some reserved registers values might be asserted in default mode. This is normal and does not need to be changed.

System Registers

Register 0: SYSTEM CONFIG

Bits	[7]	[6]	[5:2]	[1]	[0]
Default	1'b0	1'b0	4'd0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	SOFT_RESET	Performs soft reset to digital core. <ul style="list-style-type: none"> 1'b0: Normal operation 1'b1: Reset digital core (all settings are set to default)
[6]	ENABLE_64FS_MODE	Enables 64FS mode to run the DAC interpolation path at 64FS. <ul style="list-style-type: none"> 1'b0: 64FS mode disabled (default) 1'b1: 64FS mode enabled Note: This mode is used only for PCM high sample rates such as 768kHz with a 49.152MHz or 384kHz with 24.576MHz clock
[5:2]	RESERVED	NA
[1]	DAC_MODE	Enables the analog section of the DAC. <ul style="list-style-type: none"> 1'b0: DAC disabled (default) 1'b1: DAC enabled
[0]	RESERVED	NA

Register 1: SYS MODE CONFIG

Bits	[7]	[6]	[5:4]	[3]	[2]	[1]	[0]
Default	1'b1	1'b0	2'b11	1'b0	1'b0	1'b0	1'b1

Bits	Mnemonic	Description
[7]	ENABLE_DAC_CLK	Enables DAC interpolation path clock. <ul style="list-style-type: none"> 1'b0: Clock disabled 1'b1: Clock enabled (default)
[6]	SYNC_MODE	Enables SYNC mode. <ul style="list-style-type: none"> 1'b0: ASYNC mode enabled (default) 1'b1: SYNC mode enabled
[5:4]	RESERVED	NA
[3]	ENABLE_SPDIF_DECODE	Enables S/PDIF decoding. <ul style="list-style-type: none"> 1'b0: Disabled (default) 1'b1: Enabled
[2]	ENABLE_DOP_DECODE	Enables DoP decoding. <ul style="list-style-type: none"> 1'b0: Disabled (default) 1'b1: Enabled
[1]	ENABLE_DSD_DECODE	Enables DSD decoding. <ul style="list-style-type: none"> 1'b0: Disabled (default) 1'b1: Enabled
[0]	ENABLE_TDM_DECODE	Enables TDM decoding. <ul style="list-style-type: none"> 1'b0: Disabled 1'b1: Enabled (default)



Register 2: RESERVED

Register 3: DAC CLOCK CONFIG

Bits	[7]	[6]	[5:0]
Default	1'b1	1'b0	6'd0

Bits	Mnemonic	Description
[7]	AUTO_FS_DETECT	Automatically determine optimal (MCLK/CLK_IDAC ratio) according to detected FS. <ul style="list-style-type: none"> 1'b0: Disabled, use reg 3[5:0] SELECT_IDAC_NUM to set ratio. 1'b1: Enabled, overrides reg 3[5:0] SELECT_IDAC_NUM (default) Note: Cannot be used in ASYNC mode.
[6]	SELECT_IDAC_HALF	<ul style="list-style-type: none"> 1'b0: Divide by SELECT_IDAC_NUM + 1 (default) 1'b1: Divide by half of SELECT_IDAC_NUM + 1 Note: Can only produce half of an odd number divide
[5:0]	SELECT_IDAC_NUM	CLK_IDAC divider. Whole number divide value + 1 for CLK_IDAC (SYS_CLK/divide_value). <ul style="list-style-type: none"> 6'd0: Whole number divide value + 1 = 1 6'd1: Whole number divide value + 1 = 2 6'd63: Whole number divide value + 1 = 64

Register 4: CLOCK CONFIG

Bits	[7:0]
Default	8'd7

Bits	Mnemonic	Description
[7:0]	MASTER_BCK_DIV	Master mode clock divider. Whole number divide value + 1 for CLK_Master (SYS_CLK/divide_value).

ES9069 Datasheet



Register 5: CLK GEAR SELECT

Bits	[7:6]	[5:4]	[3]	[2]	[1]	[0]
Default	2'b00	2'd0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:6]	RESERVED	NA
[5:4]	SEL_CLK_GEAR	Clock Gearing <ul style="list-style-type: none"> • 2'd0: SYS_CLK/1 • 2'd1: SYS_CLK/2 • 2'd2: SYS_CLK/4 • 2'd3: SYS_CLK/8
[3]	RESERVED	NA
[2]	AUTO_CLK_GEAR	<ul style="list-style-type: none"> • 1'b0: Disable automatic clock gearing, SYS_CLK = SEL_CLK_GEAR • 1'b0: Disabled, SYS_CLK = SEL_CLK_GEAR. (default) • 1'b1: Enabled, SYS_CLK will decrease by up to SEL_CLK_GEAR.
[1]	RESERVED	NA
[0]	AUTO_FS_DETECT_BLOCK_64FS	Block AUTO_FS_DETECT from transitioning to 64FS mode when the detected CLK_DAC/CLK_IDAC ratio is 64. <ul style="list-style-type: none"> • 1'b0: Disabled (default) • 1'b1: Enabled

Register 9-7: RESERVED



Register 11-10: INTERRUPT MASKP

Bits	[15:14]	[13:12]	[11]	[10:8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	2'b00	2'b00	1'b0	3'b000	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[15:14]	RESERVED	NA
[13:12]	INPUT_SELECT_OVERRIDE_MASKP	Masks negative to positive interrupt transitions. <ul style="list-style-type: none"> 2'b00: Ignore interrupt (default) 2'b11: Service interrupt if flag transitions from negative to positive
[11]	TDM_VALID_EDGE_MASKP	Masks negative to positive interrupt transitions. <ul style="list-style-type: none"> 1'b0: Ignore interrupt (default) 1'b1: Service interrupt if flag transitions from negative to positive
[10:8]	RESERVED	NA
[7]	BCK_WS_FAIL_MASKP	Masks negative to positive interrupt transitions. <ul style="list-style-type: none"> 1'b0: Ignore interrupt (default) 1'b1: Service interrupt if flag transitions from negative to positive
[6]	DOP_VALID_MASKP	Masks negative to positive interrupt transitions. <ul style="list-style-type: none"> 1'b0: Ignore interrupt (default) 1'b1: Service interrupt if flag transitions from negative to positive
[5]	SS_FULL_RAMP_CH2_MASKP	Masks negative to positive interrupt transitions. <ul style="list-style-type: none"> 1'b0: Ignore interrupt (default) 1'b1: Service interrupt if flag transitions from negative to positive
[4]	SS_FULL_RAMP_CH1_MASKP	Masks negative to positive interrupt transitions. <ul style="list-style-type: none"> 1'b0: Ignore interrupt (default) 1'b1: Service interrupt if flag transitions from negative to positive
[3]	AUTOMUTE_FLAG_CH2_MASKP	Masks negative to positive interrupt transitions. <ul style="list-style-type: none"> 1'b0: Ignore interrupt (default) 1'b1: Service interrupt if flag transitions from negative to positive
[2]	AUTOMUTE_FLAG_CH1_MASKP	Masks negative to positive interrupt transitions. <ul style="list-style-type: none"> 1'b0: Ignore interrupt (default) 1'b1: Service interrupt if flag transitions from negative to positive
[1]	VOL_MIN_CH2_MASKP	Masks negative to positive interrupt transitions. <ul style="list-style-type: none"> 1'b0: Ignore interrupt (default) 1'b1: Service interrupt if flag transitions from negative to positive
[0]	VOL_MIN_CH1_MASKP	Masks negative to positive interrupt transitions. <ul style="list-style-type: none"> 1'b0: Ignore interrupt (default) 1'b1: Service interrupt if flag transitions from negative to positive

Register 14-12: RESERVED



Register 16-15: INTERRUPT MASKN

Bits	[15:14]	[13:12]	[11]	[10:8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	2'b00	2'b00	1'b0	3'b000	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[15:14]	RESERVED	NA
[13:12]	INPUT_SELECT_OVERRIDE_MASKN	Masks positive to negative interrupt transitions. <ul style="list-style-type: none"> • 2'b00: Ignore interrupt (default) • 2'b11: Service interrupt if flag transitions from positive to negative
[11]	TDM_VALID_EDGE_MASKN	Masks positive to negative interrupt transitions. <ul style="list-style-type: none"> • 1'b0: Ignore interrupt (default) • 1'b1: Service interrupt if flag transitions from positive to negative
[10:8]	RESERVED	NA
[7]	BCK_WS_FAIL_MASKN	Masks positive to negative interrupt transitions. <ul style="list-style-type: none"> • 1'b0: Ignore interrupt (default) • 1'b1: Service interrupt if flag transitions from positive to negative
[6]	DOP_VALID_MASKN	Masks positive to negative interrupt transitions. <ul style="list-style-type: none"> • 1'b0: Ignore interrupt (default) • 1'b1: Service interrupt if toggled from positive to negative
[5]	SS_FULL_RAMP_CH2_MASKN	Masks positive to negative interrupt transitions. <ul style="list-style-type: none"> • 1'b0: Ignore interrupt (default) • 1'b1: Service interrupt if flag transitions from positive to negative
[4]	SS_FULL_RAMP_CH1_MASKN	Masks positive to negative interrupt transitions. <ul style="list-style-type: none"> • 1'b0: Ignore interrupt (default) • 1'b1: Service interrupt if flag transitions from positive to negative
[3]	AUTOMUTE_FLAG_CH2_MASKN	Masks positive to negative interrupt transitions. <ul style="list-style-type: none"> • 1'b0: Ignore interrupt (default) • 1'b1: Service interrupt if flag transitions from positive to negative
[2]	AUTOMUTE_FLAG_CH1_MASKN	Masks positive to negative interrupt transitions. <ul style="list-style-type: none"> • 1'b0: Ignore interrupt (default) • 1'b1: Service interrupt if flag transitions from positive to negative
[1]	VOL_MIN_CH2_MASKN	Masks positive to negative interrupt transitions. <ul style="list-style-type: none"> • 1'b0: Ignore interrupt (default) • 1'b1: Service interrupt if flag transitions from positive to negative
[0]	VOL_MIN_CH1_MASKN	Masks positive to negative interrupt transitions. <ul style="list-style-type: none"> • 1'b0: Ignore interrupt (default) • 1'b1: Service interrupt if flag transitions from positive to negative

Register 19-17: RESERVED



Register 21-20: INTERRUPT CLEAR

Bits	[15:14]	[13:12]	[11]	[10:8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	2'b00	2'b00	1'b0	3'b000	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[15:14]	RESERVED	NA
[13:12]	INPUT_SELECT_OVERRIDE_CLEAR	Toggle high-low to clear and re-arm interrupt.
[11]	TDM_VALID_EDGE_CLEAR	Toggle high-low to clear and re-arm interrupt.
[10:8]	RESERVED	NA
[7]	BCK_WS_FAIL_CLEAR	Toggle high-low to clear and re-arm interrupt.
[6]	DOP_VALID_CLEAR	Toggle high-low to clear and re-arm interrupt.
[5]	SS_FULL_RAMP_CH2_CLEAR	Toggle high-low to clear and re-arm interrupt.
[4]	SS_FULL_RAMP_CH1_CLEAR	Toggle high-low to clear and re-arm interrupt.
[3]	AUTOMUTE_FLAG_CH2_CLEAR	Toggle high-low to clear and re-arm interrupt.
[2]	AUTOMUTE_FLAG_CH1_CLEAR	Toggle high-low to clear and re-arm interrupt.
[1]	VOL_MIN_CH2_CLEAR	Toggle high-low to clear and re-arm interrupt.
[0]	VOL_MIN_CH1_CLEAR	Toggle high-low to clear and re-arm interrupt.

Register 28-24: RESERVED

Register 29: DPLL BW

Bits	[7:4]	[3:0]
Default	4'd4	4'd0

Bits	Mnemonic	Description
[7:4]	DPLL_BW	Sets the bandwidth of the DPLL. <ul style="list-style-type: none"> 4'd0: Reserved 4'd1: Lowest Bandwidth 4'd15: Highest Bandwidth
[3:0]	RESERVED	NA

Register 33-30: RESERVED



Register 34: DATA PATH CONFIG

Bits	[7]	[6]	[5:0]
Default	1'b0	1'b0	6'b000000

Bits	Mnemonic	Description
[7]	CH2_NSMOD_IN_SEL	Selects ch2 nsmod input. <ul style="list-style-type: none"> 1'b0: Input from ch2 interpolation path (default) 1'b1: Input from ch1 interpolation path
[6]	CAL_RES_ENB	Selects the calibration resistor connection on GPIO8. <ul style="list-style-type: none"> 1'b0: DAC calibration resistor enabled (default) 1'b1: DAC calibration resistor disabled, normal GPIO
[5:0]	RESERVED	NA

Register 35: PCM 4X GAIN

Bits	[7:2]	[1]	[0]
Default	6'd0	1'b0	1'b0

Bits	Mnemonic	Description
[7:2]	RESERVED	NA
[1]	CH2_PCM_4X_GAIN	Changes the gain on the CH2 interpolation path after the IIR. <ul style="list-style-type: none"> 1'b0: 1x gain 1'b1: 4x gain Note: Not Available in DSD mode
[0]	CH1_PCM_4X_GAIN	Changes the gain on the CH1 interpolation path after the IIR. <ul style="list-style-type: none"> 1'b0: 1x gain 1'b1: 4x gain Note: Not Available in DSD mode

Register 36: RESERVED



GPIO Registers

Register 37: GPIO1/2 CONFIG

Bits	[7:4]	[3:0]
Default	4'd7	4'd13

Bits	Mnemonic	Description
[7:4]	GPIO2_CFG	Configures GPIO2 <ul style="list-style-type: none"> • 4'd0: Analog shutdown - shutdown • 4'd1: Output 0 – output • 4'd2: Output 1 – output • 4'd3: CLK_BCK – output • 4'd4: Interrupt – output • 4'd5: Mute all channels – input • 4'd6: System mode control – input • 4'd7: Lock status – output (default) • 4'd8: Reserved • 4'd9: PWM1 signal – output • 4'd10: PWM2 signal – output • 4'd11: PWM3 signal – output • 4'd12: Minimum volume – output • 4'd13: Automute status – output • 4'd14: Soft ramp done – output • 4'd15: MQA authentication – input
[3:0]	GPIO1_CFG	Configures GPIO1 <ul style="list-style-type: none"> • 4'd0: Analog shutdown - shutdown • 4'd1: Output 0 – output • 4'd2: Output 1 – output • 4'd3: CLKEN_1FS – output • 4'd4: Interrupt – output • 4'd5: Mute all channels – input • 4'd6: System mode control – input • 4'd7: Lock status – output • 4'd8: Reserved • 4'd9: PWM1 signal – output • 4'd10: PWM2 signal – output • 4'd11: PWM3 signal – output • 4'd12: Minimum volume – output • 4'd13: Automute status – output (default) • 4'd14: Soft ramp done – output • 4'd15: MQA authentication – input



Register 38: GPIO3/4 CONFIG

Bits	[7:4]	[3:0]
Default	4'd0	4'd0

Bits	Mnemonic	Description
[7:4]	GPIO4_CFG	Configures GPIO4 <ul style="list-style-type: none"> • 4'd0: Analog shutdown - shutdown (default) • 4'd1: Output 0 – output • 4'd2: Output 1 – output • 4'd3: CLK_IDAC – output • 4'd4: Interrupt – output • 4'd5: Mute all channels – input • 4'd6: System mode control – input • 4'd7: Lock status – output • 4'd8: Reserved • 4'd9: PWM1 signal – output • 4'd10: PWM2 signal – output • 4'd11: PWM3 signal – output • 4'd12: Minimum volume – output • 4'd13: Automute status – output • 4'd14: Soft ramp done – output • 4'd15: MQA authentication – input
[3:0]	GPIO3_CFG	Configures GPIO3 <ul style="list-style-type: none"> • 4'd0: Analog shutdown - shutdown (default) • 4'd1: Output 0 – output • 4'd2: Output 1 – output • 4'd3: CLK_DAC – output • 4'd4: Interrupt – output • 4'd5: Mute all channels – input • 4'd6: System mode control – input • 4'd7: Lock status – output • 4'd8: Reserved • 4'd9: PWM1 signal – output • 4'd10: PWM2 signal – output • 4'd11: PWM3 signal – output • 4'd12: Minimum volume – output • 4'd13: Automute status – output • 4'd14: Soft ramp done – output • 4'd15: MQA authentication – input



Register 39: GPIO5/6 CONFIG

Bits	[7:4]	[3:0]
Default	4'd0	4'd0

Bits	Mnemonic	Description
[7:4]	GPIO6_CFG	Configures GPIO6 <ul style="list-style-type: none"> • 4'd0: Analog shutdown - shutdown (default) • 4'd1: Output 0 – output • 4'd2: Output 1 – output • 4'd3: CLK_BCK – output • 4'd4: Interrupt – output • 4'd5: Mute all channels – input • 4'd6: System mode control – input • 4'd7: Lock status – output • 4'd8: Reserved • 4'd9: PWM1 signal – output • 4'd10: PWM2 signal – output • 4'd11: PWM3 signal – output • 4'd12: Minimum volume – output • 4'd13: Automute status – output • 4'd14: Soft ramp done – output • 4'd15: MQA authentication – input
[3:0]	GPIO5_CFG	Configures GPIO5 <ul style="list-style-type: none"> • 4'd0: Analog shutdown - shutdown (default) • 4'd1: Output 0 – output • 4'd2: Output 1 – output • 4'd3: CLKEN_1FS – output • 4'd4: Interrupt – output • 4'd5: Mute all channels – input • 4'd6: System mode control – input • 4'd7: Lock status – output • 4'd8: Reserved • 4'd9: PWM1 signal – output • 4'd10: PWM2 signal – output • 4'd11: PWM3 signal – output • 4'd12: Minimum volume – output • 4'd13: Automute status – output • 4'd14: Soft ramp done – output • 4'd15: MQA authentication – input



Register 40: GPIO7/8 CONFIG

Bits	[7:4]	[3:0]
Default	4'd0	4'd0

Bits	Mnemonic	Description
[7:4]	GPIO8_CFG	Configures GPIO8 <ul style="list-style-type: none"> • 4'd0: Analog shutdown - shutdown (default) • 4'd1: Output 0 – output • 4'd2: Output 1 – output • 4'd3: CLK_IDAC – output • 4'd4: Interrupt – output • 4'd5: Mute all channels – input • 4'd6: System mode control – input • 4'd7: Lock status – output • 4'd8: Reserved • 4'd9: PWM1 signal – output • 4'd10: PWM2 signal – output • 4'd11: PWM3 signal – output • 4'd12: Minimum volume – output • 4'd13: Automute status – output • 4'd14: Soft ramp done – output • 4'd15: MQA authentication – input
[3:0]	GPIO7_CFG	Configures GPIO7 <ul style="list-style-type: none"> • 4'd0: Analog shutdown - shutdown (default) • 4'd1: Output 0 – output • 4'd2: Output 1 – output • 4'd3: CLK_DAC – output • 4'd4: Interrupt – output • 4'd5: Mute all channels – input • 4'd6: System mode control – input • 4'd7: Lock status – output • 4'd8: Reserved • 4'd9: PWM1 signal – output • 4'd10: PWM2 signal – output • 4'd11: PWM3 signal – output • 4'd12: Minimum volume – output • 4'd13: Automute status – output • 4'd14: Soft ramp done – output • 4'd15: MQA authentication – input



Register 41: GPIO OUTPUT ENABLE

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b1	1'b1

Bits	Mnemonic	Description
[7]	GPIO8_OE	<ul style="list-style-type: none"> 1'b0: Tristate GPIO8 (default) 1'b1: GPIO8 Output enabled
[6]	GPIO7_OE	<ul style="list-style-type: none"> 1'b0: Tristate GPIO7 (default) 1'b1: GPIO7 Output enabled
[5]	GPIO6_OE	<ul style="list-style-type: none"> 1'b0: Tristate GPIO6 (default) 1'b1: GPIO6 Output enabled
[4]	GPIO5_OE	<ul style="list-style-type: none"> 1'b0: Tristate GPIO5 (default) 1'b1: GPIO5 Output enabled
[3]	GPIO4_OE	<ul style="list-style-type: none"> 1'b0: Tristate GPIO4 (default) 1'b1: GPIO4 Output enabled
[2]	GPIO3_OE	<ul style="list-style-type: none"> 1'b0: Tristate GPIO3 (default) 1'b1: GPIO3 Output enabled
[1]	GPIO2_OE	<ul style="list-style-type: none"> 1'b0: Tristate GPIO2 1'b1: GPIO2 Output enabled (default)
[0]	GPIO1_OE	<ul style="list-style-type: none"> 1'b0: Tristate GPIO1 1'b1: GPIO1 Output enabled (default)

Register 42: GPIO INPUT

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	GPIO8_SDB	<ul style="list-style-type: none"> 1'b0: Disables GPIO8 input (default) 1'b1: Enables GPIO8 input
[6]	GPIO7_SDB	<ul style="list-style-type: none"> 1'b0: Disables GPIO7 input 1'b1: Enables GPIO7 input (default)
[5]	GPIO6_SDB	<ul style="list-style-type: none"> 1'b0: Disables GPIO6 input (default) 1'b1: Enables GPIO6 input
[4]	GPIO5_SDB	<ul style="list-style-type: none"> 1'b0: Disables GPIO5 input 1'b1: Enables GPIO5 input (default)
[3]	GPIO4_SDB	<ul style="list-style-type: none"> 1'b0: Disables GPIO4 input 1'b1: Enables GPIO4 input (default)
[2]	GPIO3_SDB	<ul style="list-style-type: none"> 1'b0: Disables GPIO3 input (default) 1'b1: Enables GPIO3 input
[1]	GPIO2_SDB	<ul style="list-style-type: none"> 1'b0: Disables GPIO2 input (default) 1'b1: Enables GPIO2 input
[0]	GPIO1_SDB	<ul style="list-style-type: none"> 1'b0: Disables GPIO1 input (default) 1'b1: Enables GPIO1 input



Register 43: GPIO WK EN

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	GPIO8_WK_EN	<ul style="list-style-type: none"> 1'b0: GPIO8 weak keeper disabled (default) 1'b1: GPIO8 weak keeper enabled
[6]	GPIO7_WK_EN	<ul style="list-style-type: none"> 1'b0: GPIO7 weak keeper disabled (default) 1'b1: GPIO7 weak keeper enabled
[5]	GPIO6_WK_EN	<ul style="list-style-type: none"> 1'b0: GPIO6 weak keeper disabled (default) 1'b1: GPIO6 weak keeper enabled
[4]	GPIO5_WK_EN	<ul style="list-style-type: none"> 1'b0: GPIO5 weak keeper disabled (default) 1'b1: GPIO5 weak keeper enabled
[3]	GPIO4_WK_EN	<ul style="list-style-type: none"> 1'b0: GPIO4 weak keeper disabled (default) 1'b1: GPIO4 weak keeper enabled
[2]	GPIO3_WK_EN	<ul style="list-style-type: none"> 1'b0: GPIO3 weak keeper disabled (default) 1'b1: GPIO3 weak keeper enabled
[1]	GPIO2_WK_EN	<ul style="list-style-type: none"> 1'b0: GPIO2 weak keeper disabled (default) 1'b1: GPIO2 weak keeper enabled
[0]	GPIO1_WK_EN	<ul style="list-style-type: none"> 1'b0: GPIO1 weak keeper disabled (default) 1'b1: GPIO1 weak keeper enabled

Register 44: INVERT GPIO

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	INVERT_GPIO8	<ul style="list-style-type: none"> 1'b1: Inverts GPIO8 output.
[6]	INVERT_GPIO7	<ul style="list-style-type: none"> 1'b1: Inverts GPIO7 output.
[5]	INVERT_GPIO6	<ul style="list-style-type: none"> 1'b1: Inverts GPIO6 output.
[4]	INVERT_GPIO5	<ul style="list-style-type: none"> 1'b1: Inverts GPIO5 output.
[3]	INVERT_GPIO4	<ul style="list-style-type: none"> 1'b1: Inverts GPIO4 output.
[2]	INVERT_GPIO3	<ul style="list-style-type: none"> 1'b1: Inverts GPIO3 output.
[1]	INVERT_GPIO2	<ul style="list-style-type: none"> 1'b1: Inverts GPIO2 output.
[0]	INVERT_GPIO1	<ul style="list-style-type: none"> 1'b1: Inverts GPIO1 output.



Register 45: GPIO READ

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7]	GPIO8_READ	<ul style="list-style-type: none"> 1'b0: GPIO8 Readback disabled (default) 1'b1: Allow readback of GPIO8_I Note: Requires corresponding GPIOx_SDB to be set.
[6]	GPIO7_READ	<ul style="list-style-type: none"> 1'b0: GPIO7 Readback disabled (default) 1'b1: Allow readback of GPIO7_I Note: Requires corresponding GPIOx_SDB to be set.
[5]	GPIO6_READ	<ul style="list-style-type: none"> 1'b0: GPIO6 Readback disabled (default) 1'b1: Allow readback of GPIO6_I Note: Requires corresponding GPIOx_SDB to be set.
[4]	GPIO5_READ	<ul style="list-style-type: none"> 1'b0: GPIO5 Readback disabled (default) 1'b1: Allow readback of GPIO5_I Note: Requires corresponding GPIOx_SDB to be set.
[3]	GPIO4_READ	<ul style="list-style-type: none"> 1'b0: GPIO4 Readback disabled (default) 1'b1: Allow readback of GPIO4_I Note: Requires corresponding GPIOx_SDB to be set.
[2]	GPIO3_READ	<ul style="list-style-type: none"> 1'b0: GPIO3 Readback disabled (default) 1'b1: Allow readback of GPIO3_I Note: Requires corresponding GPIOx_SDB to be set.
[1]	GPIO2_READ	<ul style="list-style-type: none"> 1'b0: GPIO2 Readback disabled (default) 1'b1: Allow readback of GPIO2_I Note: Requires corresponding GPIOx_SDB to be set.
[0]	GPIO1_READ	<ul style="list-style-type: none"> 1'b0: GPIO1 Readback disabled (default) 1'b1: Allow readback of GPIO1_I Note: Requires corresponding GPIOx_SDB to be set.



Register 47-46: GPIO OUTPUT LOGIC

Bits	[15]	[14:7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	1'b0	8'd0	1'b0	1'b0	1'b0	1'b0	1'b1	1'b1	1'b1

Bits	Mnemonic	Description
[15]	GPIO_DAC_MODE	When any GPIO_CFG is "System mode control": <ul style="list-style-type: none"> 1'b0: Disable datapath when GPIO input is 1'b1 1'b1: Enable datapath when GPIO input is 1 When GPIOx input is 1'b0, system mode is determined by register 0[1] DAC_MODE.
[14:7]	RESERVED	NA
[6]	GPIO_SEL	Outputs a specific channel's flag if the corresponding GPIO_AND and GPIO_OR are not set. <ul style="list-style-type: none"> 1'b0: Outputs status/flag from CH1 1'b1: Outputs status/flag from CH2
[5]	GPIO_OR_SS_RAMP	Sets the GPIO_CFG "Soft Ramp Done" flag output as the bitwise OR of both channel's flags. <ul style="list-style-type: none"> 1'b0: Disabled (default) 1'b1: Enabled, GPIO_CFG output is (ss_full_ramp[CHx])
[4]	GPIO_OR_VOL_MIN	Sets the GPIO_CFG "Automute Status" output as the bitwise OR of both channel's statuses. <ul style="list-style-type: none"> 1'b0: Disabled (default) 1'b1: Enabled, GPIO_CFG output is (automute[CHx])
[3]	GPIO_OR_AUTOMUTE	Sets the GPIO_CFG "Minimum Volume" flag output as the bitwise OR of both channel's flags. <ul style="list-style-type: none"> 1'b0: Disabled (default) 1'b1: Enabled, GPIO_CFG output is (vol_min[CHx])
[2]	GPIO_AND_SS_RAMP	Sets the GPIO_CFG "Soft Ramp Done" flag output as the bitwise AND of both channel's flags. <ul style="list-style-type: none"> 1'b0: Disabled 1'b1: Enabled, GPIO_CFG output is &(ss_full_ramp[CHx]) (default) Note: Overridden by GPIO_OR_SS_RAMP.
[1]	GPIO_AND_VOL_MIN	Sets the GPIO_CFG "Automute Status" output as the bitwise AND of both channel's statuses. <ul style="list-style-type: none"> 1'b0: Disabled 1'b1: Enabled, GPIO_CFG output is &(automute[CHx]) (default) Note: Overridden by GPIO_OR_AUTOMUTE.
[0]	GPIO_AND_AUTOMUTE	Sets the GPIO_CFG "Minimum Volume" flag output as the bitwise AND of both channel's flags. <ul style="list-style-type: none"> 1'b0: Disabled 1'b1: Enabled, GPIO_CFG output is &(vol_min[CHx]) (default) Note: Overridden by GPIO_OR_VOL_MIN.



Register 48: PWM1 COUNT

Bits	[7:0]
Default	8'd0

Bits	Mnemonic	Description
[7:0]	PWM1_COUNT	8-bit value to set the number of SYS_CLK periods the PWM signal is high for. <ul style="list-style-type: none"> 8'd0: Disabled (default) 8'd1: Minimum 8'd255: Maximum

Register 50-49: PWM1 FREQUENCY

Bits	[15:0]
Default	16'd0

Bits	Mnemonic	Description
[15:0]	PWM1_FREQ	16-bit value to set the frequency of the PWM signal in terms of SYS_CLK divisions. Valid from 16'h0000 to 16'hFFFF $frequency [Hz] = \frac{SYS_CLK}{PWM1_FREQ + 1}$ $Duty Cycle [\%] = (PWM1_COUNT)/(PWM1_FREQ + 1) \times 100$

Register 51: PWM2 COUNT

Bits	[7:0]
Default	8'd0

Bits	Mnemonic	Description
[7:0]	PWM2_COUNT	8-bit value to set the number of SYS_CLK periods the PWM signal is high for. <ul style="list-style-type: none"> 8'd0: Disabled (default) 8'd1: Minimum 8'd255: Maximum

Register 53-52: PWM2 FREQUENCY

Bits	[15:0]
Default	16'd0

Bits	Mnemonic	Description
[15:0]	PWM2_FREQ	16-bit value to set the frequency of the PWM signal in terms of SYS_CLK divisions. Valid from 16'h0000 to 16'hFFFF $frequency [Hz] = \frac{SYS_CLK}{PWM2_FREQ + 1}$ $Duty Cycle [\%] = (PWM2_COUNT)/(PWM2_FREQ + 1) \times 100$

Register 54: PWM3 COUNT

Bits	[7:0]
Default	8'd0

ES9069 Datasheet



Bits	Mnemonic	Description
[7:0]	PWM3_COUNT	8-bit value to set the number of SYS_CLK periods the PWM signal is high for. Valid from 8'd0 to 8'd255

Register 56-55: PWM3 FREQUENCY

Bits	[15:0]
Default	16'd0

Bits	Mnemonic	Description
[15:0]	PWM3_FREQ	16-bit value to set the frequency of the PWM signal in terms of SYS_CLK divisions. Valid from 16'h0000 to 16'hFFFF $frequency [Hz] = \frac{SYS_CLK}{PWM3_FREQ + 1}$ $Duty Cycle [\%] = \frac{(PWM3_COUNT)}{(PWM3_FREQ + 1)} \times 100$



DAC Registers

Register 57: INPUT SELECTION

Bits	[7]	[6]	[5]	[4]	[3]	[2:1]	[0]
Default	1'b0	1'b1	1'b0	1'b0	1'b0	2'd0	1'b0

Bits	Mnemonic	Description
[7]	AUTO_CH_DETECT	Auto detect BCK/FRAME ratio to determine the number of TDM channels. <ul style="list-style-type: none"> 1'b0: Disabled (default) 1'b1: Enabled
[6]	ENABLE_DSD_FAULT_DETECTION	Sets a channel to a DSD mute pattern (0x96) if the DSD data has no changes in 64 DATA_CLKs. <ul style="list-style-type: none"> 1'b0: Disabled 1'b1: Enabled (default)
[5]	DSD_MASTER_MODE	DSD master mode config. <ul style="list-style-type: none"> 1'b0: DSD slave mode (default) 1'b1: DSD master mode. DSD_CLK outputs from DATA_CLK
[4]	PCM_MASTER_MODE	PCM master mode config. <ul style="list-style-type: none"> 1'b0: PCM slave mode (default) 1'b1: PCM master mode enabled. Master BCK and WS output from DATA_CLK and DATA1
[3]	RESERVED	NA
[2:1]	INPUT_SEL	Selects input data format when AUTO_INPUT_SEL is disabled. <ul style="list-style-type: none"> 2'd0: PCM (default) 2'd1: DSD 2'd2: DoP 2'd3: S/PDIF
[0]	AUTO_INPUT_SEL	Automatic input data selection config. <ul style="list-style-type: none"> 1'b0: Disables auto input select. Input data format is set by INPUT_SEL (default) 1'b1: Automatically determine the input data format. <p>Note: When using AUTO_INPUT_SEL & DSD, it is required that DSD data lines are on DATA1 & DATA2.</p>



Register 58: MASTER ENCODER CONFIG

Bits	[7]	[6]	[5]	[4:3]	[2]	[1]	[0]
Default	1'b0	1'b0	1'b0	2'd0	1'b0	1'b0	1'b1

Bits	Mnemonic	Description
[7]	TDM_RESYNC	Force TDM decoder to resync. <ul style="list-style-type: none"> 1'b0: Enable TDM decoder synchronization (default) 1'b1: Force TDM decoder to desynchronize.
[6]	BCK_INV	Invert the slave BCK <ul style="list-style-type: none"> 1'b0: Normal operation 1'b1: Invert slave BCK
[5]	RESERVED	NA
[4:3]	MASTER_FRAME_LENGTH	Selects the bit length in each TDM channel in master mode. <ul style="list-style-type: none"> 2'd0: 32-bit (default) 2'd1: 24-bit 2'd2: 16-bit 2'd3: Reserved
[2]	MASTER_WS_PULSE_MODE	When enabled, master WS is a pulse signal instead of a 50% duty cycle signal. The pulse width is 1 BCK cycle. <ul style="list-style-type: none"> 1'b0: 50% duty cycle WS signal (default) 1'b1: Pulse WS signal
[1]	MASTER_WS_INVERT	Inverts master WS. <ul style="list-style-type: none"> 1'b0: Non-inverted (default) 1'b1: Inverted
[0]	MASTER_BCK_INVERT	Inverts master BCK or DSD_CLK. <ul style="list-style-type: none"> 1'b0: Non-inverted 1'b1: Inverted (default)

Register 59: TDM CONFIG

Bits	[7:5]	[4:0]
Default	3'd0	5'd1

Bits	Mnemonic	Description
[7:5]	RESERVED	NA
[4:0]	TDM_CH_NUM	Total number of TDM slots per frame = TDM_CH_NUM + 1.



Register 60: TDM CONFIG1

Bits	[7]	[6]	[5:0]
Default	1'b0	1'b0	6'd0

Bits	Mnemonic	Description
[7]	TDM_LJ_MODE	TDM LJ mode. <ul style="list-style-type: none"> 1'b0: Standard I2S (default) 1'b1: LJ mode
[6]	TDM_VALID_EDGE	TDM WS valid edge. <ul style="list-style-type: none"> 1'b0: negative edge (default) 1'b1: positive edge
[5:0]	RESERVED	NA

Register 61: TDM CONFIG2

Bits	[7]	[6:5]	[4:0]
Default	1'b1	2'b00	5'd0

Bits	Mnemonic	Description
[7]	RESERVED	NA
[6:5]	TDM_BIT_WIDTH	Bit width of each TDM slot. <ul style="list-style-type: none"> 2'b00: 32-bit (default) 2'b01: 24-bit 2'b10: 16-bit 2'b11: Reserved
[4:0]	TDM_DATA_LATCH_ADJ	Sets the position of the start bit within each TDM slot. Can be moved by TDM_DATA_LATCH_ADJ clock cycles. <ul style="list-style-type: none"> 5'd0: Normal position 5'd1-31: Number of clock cycles to wait



Register 62: BCK/WS MONITOR CONFIG

Bits	[7]	[6]	[5]	[4]	[3]	[2:0]
Default	1'b0	1'b0	1'b1	1'b1	1'b0	3'd0

Bits	Mnemonic	Description
[7]	DISABLE_DSD_DC	<ul style="list-style-type: none"> 1'b0: DSD DC can trigger an automute if automute is enabled (default) 1'b1: DSD DC is ignored.
[6]	DISABLE_DSD_MUTE	<ul style="list-style-type: none"> 1'b0: DSD mute pattern can trigger an automute is automute is enabled (default) 1'b1: DSD mute pattern is ignored.
[5]	ENABLE_WS_MONITOR	Enable WS monitor. <ul style="list-style-type: none"> 1'b0: Disable 1'b1: Enable (default)
[4]	ENABLE_BCK_MONITOR	Enable BCK monitor. <ul style="list-style-type: none"> 1'b0: Disable (default) 1'b1: Enable
[3]	DISABLE_PCM_DC	<ul style="list-style-type: none"> 1'b0: PCM DC signal can trigger an automute if automute is enabled. 1'b1: PCM DC is ignored.
[2:0]	RESERVED	NA

Register 63: RESERVED

Register 64: CH1 SLOT CONFIG

Bits	[7:5]	[4:0]
Default	3'd0	5'd0

Bits	Mnemonic	Description
[7:5]	DSD_CH1_SOURCE	Selects the source for the CH1 DSD data. <ul style="list-style-type: none"> 3'd0: DATA1 (default) 3'd1: DATA2 3'd2: GPIO1 3'd3: GPIO2 3'd4: GPIO3 3'd5: GPIO4 3'd6: GPIO5 3'd7: GPIO6 Note: If AUTO_INPUT_SEL is enabled, DSD data lines must be on DATA1 & DATA2.
[4:0]	PCM_CH1_SLOT_SEL	CH1 data slot selection. CH1 receives data from Mth slot. $M = \text{TDM_CH1_SLOT_SEL} + 1$. Note: Valid for TDM, PCM and DoP.



Register 65: CH2 SLOT CONFIG

Bits	[7:5]	[4:0]
Default	3'd1	5'd1

Bits	Mnemonic	Description
[7:5]	DSD_CH2_SOURCE	Selects the source for the CH2 DSD data. <ul style="list-style-type: none"> • 3'd0: DATA1 • 3'd1: DATA2 (default) • 3'd2: GPIO1 • 3'd3: GPIO2 • 3'd4: GPIO3 • 3'd5: GPIO4 • 3'd6: GPIO5 • 3'd7: GPIO6 Note: If AUTO_INPUT_SEL is enabled, DSD data lines must be on DATA1 & DATA2.
[4:0]	PCM_CH2_SLOT_SEL	CH2 data slot selection. CH2 receives data from Mth slot. M = PCM_CH2_SLOT_SEL + 1. Note: Valid for PCM and DoP.

Register 73-66: RESERVED

Register 74: VOLUME CH1

Bits	[7:0]
Default	8'd0

Bits	Mnemonic	Description
[7:0]	VOLUME_CH1	DAC CH1 volume. -0dB to -127.5dB, 0.5dB steps <ul style="list-style-type: none"> • 8'd0: 0dB • 8'd255: -127.5dB

Register 75: VOLUME CH2

Bits	[7:0]
Default	8'd0

Bits	Mnemonic	Description
[7:0]	VOLUME_CH2	DAC CH2 volume. -0dB to -127.5dB, 0.5dB steps <ul style="list-style-type: none"> • 8'd0: 0dB • 8'd255: -127.5dB

Register 81-76: RESERVED



Register 82: DAC VOL UP RATE

Bits	[7:0]
Default	8'h04

Bits	Mnemonic	Description
[7:0]	DAC_VOL_RATE_UP	Linear step size from the current volume to a target volume, represented as a fraction of full-scale. <ul style="list-style-type: none"> 8'h00: Instant change 8'h01: Slowest change 8'h04: Default 8'hFF: Fastest change $vol_step_rate \left[\frac{inc}{s} \right] = \frac{DAC_VOL_RATE_UP * FS}{2^{12}}$

Register 83: DAC VOL DOWN RATE

Bits	[7:0]
Default	8'h04

Bits	Mnemonic	Description
[7:0]	DAC_VOL_RATE_DOWN	Linear step size from the current volume to a target volume, represented as a fraction of full-scale. <ul style="list-style-type: none"> 8'h00: Instant change 8'h01: Slowest change 8'h04: Default 8'hFF: Fastest change $vol_step_rate \left[\frac{dec}{s} \right] = \frac{DAC_VOL_RATE_DOWN * FS}{2^{12}}$

Register 84: DAC VOL DOWN RATE FAST

Bits	[7:0]
Default	8'hFF

Bits	Mnemonic	Description
[7:0]	DAC_VOL_RATE_FAST	Linear step size from the current volume to a target volume, represented as a fraction of full-scale. Only used during abnormal mute (PLL unlock or BCK_WS ratio failed) <ul style="list-style-type: none"> 8'h00: Instant change 8'h01: Slowest change 8'hFF: Fastest change (default) $vol_step_rate \left[\frac{dec}{s} \right] = \frac{DAC_VOL_RATE_FAST * FS}{2^{12}}$

Register 85: RESERVED



Register 86: DAC MUTE

Bits	[7:2]	[1]	[0]
Default	6'd0	1'b0	1'b0

Bits	Mnemonic	Description
[7:2]	RESERVED	NA
[1]	DAC_MUTE_CH2	<ul style="list-style-type: none"> 1'b0: Normal CH2 operation (default) 1'b1: Mute CH2
[0]	DAC_MUTE_CH1	<ul style="list-style-type: none"> 1'b0: Normal CH1 operation (default) 1'b1: Mute CH1

Register 87: DAC INVERT

Bits	[7:2]	[1]	[0]
Default	6'd0	1'b0	1'b0

Bits	Mnemonic	Description
[7:2]	RESERVED	NA
[1]	DAC_INVERT_CH2	Invert the output on CH2 at the input to the noise shaped modulator (NSMOD). <ul style="list-style-type: none"> 1'b0: Uninverted CH2 DAC output (default) 1'b1: Inverted CH2 DAC output
[0]	DAC_INVERT_CH1	Invert the output on CH1 at the input to the noise shaped modulator (NSMOD). <ul style="list-style-type: none"> 1'b0: Uninverted CH1 DAC output (default) 1'b1: Inverted CH1 DAC output

Register 88: FILTER SHAPE

Bits	[7:3]	[2:0]
Default	5'd12	3'd0

Bits	Mnemonic	Description
[7:3]	RESERVED	NA
[2:0]	FILTER_SHAPE	Selects the 8x interpolation FIR filter shape. <ul style="list-style-type: none"> 3'd0: Minimum phase (default) 3'd1: Linear phase fast roll-off apodizing 3'd2: Linear phase fast roll-off 3'd3: Linear phase fast roll-off low ripple 3'd4: Linear phase slow roll-off 3'd5: Minimum phase fast roll-off 3'd6: Minimum phase slow roll-off 3'd7: Minimum phase slow roll-off low dispersion



Register 89: IIR BANDWIDTH & S/PDIF SEL

Bits	[7:4]	[3]	[2:0]
Default	4'd0	1'b0	3'd4

Bits	Mnemonic	Description
[7:4]	SPDIF_SEL	Selects the S/PDIF data input pin <ul style="list-style-type: none"> • 4'd0: Disconnected • 4'd1: DATA1 • 4'd2: DATA2 • 4'd3: GPIO1 • 4'd4: GPIO2 • 4'd5: GPIO3 • 4'd6: GPIO4 • 4'd7: GPIO5 • 4'd8: GPIO6 • 4'd9: GPIO7 • 4'd10: GPIO8 • Others: Reserved Note: GPIOx pins also require the GPIOx_SDB to be enabled.
[3]	VOLUME_HOLD	Hold volume coefficients to allow for all channels to update at same time. <ul style="list-style-type: none"> • 1'b0: Channel volume will update with changes to reg 74-75. • 1'b1: Channel volumes will not update.
[2:0]	IIR_BW	Controls the IIR bandwidth in the digital datapath. <ul style="list-style-type: none"> • 3'd0: Reserved • 3'd1: BW * 8 • 3'd2: BW * 4 • 3'd3: BW * 2 • 3'd4: BW (default) • 3'd5: BW / 2 • 3'd6: BW / 4 • 3'd7: BW / 8

Register 90: DAC PATH CONFIG

Bits	[7:3]	[2]	[1]	[0]
Default	5'b00000	1'b0	1'b0	1'b0

Bits	Mnemonic	Description
[7:3]	RESERVED	NA
[2]	BYPASS_IIR	Bypass the IIR filter. <ul style="list-style-type: none"> • 1'b0: Non-bypassed (default) • 1'b1: Bypassed
[1]	BYPASS_FIR4X	Bypass the 4X FIR filter. <ul style="list-style-type: none"> • 1'b0: Non-bypassed (default) • 1'b1: Bypassed
[0]	BYPASS_FIR2X	Bypass the 2X FIR filter. <ul style="list-style-type: none"> • 1'b0: Non-bypassed (default) • 1'b1: Bypassed

Register 94-91: THD C2

Bits	[31:16]	[15:0]
Default	16'd0	16'd0



Bits	Mnemonic	Description
[31:16]	THD_C2_CH2	A 16-bit signed coefficient for correcting for the CH2 second harmonic distortion. $output = x + c2 * x^2 + c3 * x^3$
[15:0]	THD_C2_CH1	A 16-bit signed coefficient for correcting for the CH1 second harmonic distortion. $output = x + c2 * x^2 + c3 * x^3$

Register 106-95: RESERVED**Register 110-107: THD C3**

Bits	[31:16]	[15:0]
Default	16'd0	16'd0

Bits	Mnemonic	Description
[31:16]	THD_C3_CH2	A 16-bit signed coefficient for correcting for the CH2 third harmonic distortion. $output = x + c2 * x^2 + c3 * x^3$
[15:0]	THD_C3_CH1	A 16-bit signed coefficient for correcting for the CH1 third harmonic distortion. $output = x + c2 * x^2 + c3 * x^3$

Register 122-111: RESERVED**Register 123: AUTOMUTE ENABLE**

Bits	[7:2]	[1]	[0]
Default	6'd0	1'b1	1'b1

Bits	Mnemonic	Description
[7:2]	RESERVED	NA
[1]	AUTOMUTE_EN_CH2	<ul style="list-style-type: none"> 1'b0: Disables ch2 automute 1'b1: Enables ch2 automute (default) Note: Automute is available for PCM only
[0]	AUTOMUTE_EN_CH1	<ul style="list-style-type: none"> 1'b0: Disables ch1 automute 1'b1: Enables ch1 automute (default) Note: Automute is available for PCM only

ES9069 Datasheet



Register 125-124: AUTOMUTE TIME

Bits	[15:12]	[11]	[10:0]
Default	4'b0000	1'b1	11'h00F

Bits	Mnemonic	Description
[15:12]	RESERVED	NA
[11]	MUTE_RAMP_TO_GROUND	<ul style="list-style-type: none"> 1'b0: When ramped to min volume during normal mute, do not soft ramp to ground 1'b1: When ramped to min volume during normal mute, soft ramp to ground for power saving (default) normal mute includes: automute, mute by register, mute by GPIO
[10:0]	AUTOMUTE_TIME	Configures the amount of time in seconds the audio must remain below AUTOMUTE_LEVEL before an automute condition is flagged. <ul style="list-style-type: none"> 11'h000: Disabled 11'h001: Slowest 11'h00F: Default 11'h7FF: Fastest $Time [s] = \frac{2^{18}}{AUTOMUTE_TIME * FS}$

Register 127-126: AUTOMUTE LEVEL

Bits	[15:0]
Default	16'0008

Bits	Mnemonic	Description
[15:0]	AUTOMUTE_LEVEL	The threshold which the audio must be below before an automute condition is flagged. Shift right 1 bit corresponds to -6dB <ul style="list-style-type: none"> 16'h0001: -132dB 16'h0008: -119dB (default) 16'hFFFF: -42dB Note: Only applies to PCM automute conditions.

Register 129-128: AUTOMUTE OFF LEVEL

Bits	[15:0]
Default	16'000A

Bits	Mnemonic	Description
[15:0]	AUTOMUTE_OFF_LEVEL	The threshold which the audio must be above before the automute condition is immediately cleared. Shift right 1 bit corresponds to -6dB <ul style="list-style-type: none"> 16'h0001: -132dB 16'h000A: -117.5dB (default) 16'hFFFF: -42dB Note: Only applies to PCM automute conditions.



Register 130: SOFT RAMP CONFIG

Bits	[7:5]	[4:0]
Default	3'b000	5'd3

Bits	Mnemonic	Description
[7:5]	RESERVED	NA
[4:0]	SOFT_RAMP_TIME	<p>Sets the amount of time that it takes to perform a soft start ramp. This time affects both ramp to ground and ramp to AVCC/2. Valid from 0 to 20 (inclusive).</p> $Time [s] = 4096 * \frac{2^{SOFT_RAMP_TIME+1}}{CLK_{IDAC}[Hz]}$

Register 134-131: RESERVED

Register 135: PROGRAM RAM CONTROL

Bits	[7:2]	[1]	[0]
Default	6'd0	1'b0	1'b0

Bits	Mnemonic	Description
[7:2]	RESERVED	NA
[1]	PROG_COEFF_WE	<p>Enables writing to the programmable coefficient RAM.</p> <ul style="list-style-type: none"> 1'b0: Disables write signal to the coefficient RAM (default). 1'b1: Enables write signal to the coefficient RAM.
[0]	PROG_COEFF_EN	<p>Enables the custom oversampling filter coefficients.</p> <ul style="list-style-type: none"> 1'b0: Uses a built-in filter selected by filter_shape (default). 1'b1: Uses the coefficients programmed via prog_coeff_data.

Register 136: S/PDIF READ CONTROL

Bits	[7:5]	[4:0]
Default	3'b000	5'd0

Bits	Mnemonic	Description
[7:5]	RESERVED	NA
[4:0]	SPDIF_DATA_SEL	<p>Selects the byte of the S/PDIF payload in register 251 spdif_payload_read</p> <ul style="list-style-type: none"> 24 bytes total

ES9069 Datasheet



Register 137: PROGRAM RAM ADDRESS

Bits	[7]	[6:0]
Default	1'b0	7'd0

Bits	Mnemonic	Description
[7]	PROG_COEFF_STAGE	Selects which stage of the filter to write. <ul style="list-style-type: none"> 1'b0: Selects the 2x stage of the oversampling filter (default). 1'b1: Selects the 4x stage of the oversampling filter.
[6:0]	PROG_COEFF_ADDR	Selects the coefficient address when writing custom coefficients for the oversampling filter.

Register 140-138: PROGRAM RAM DATA

Bits	[23:0]
Default	24'd0

Bits	Mnemonic	Description
[23:0]	PROG_COEFF_IN	A 24-bit signed filter coefficient that will be written to the address defined in prog_coeff_addr.

Register 141: MQA CONFIG

Bits	[7:1]	[0]
Default	5'b1000000	1'b0

Bits	Mnemonic	Description
[7:1]	RESERVED	NA
[0]	MQA_RENDERING_ENABLE	This allows the Sabre ES9069 to render decoded MQA streams. <ul style="list-style-type: none"> 1'b0: Disabled (default) 1'b1: Enabled

Register 145-142: RESERVED



Readback Registers

Register 224: RESERVED

Register 225: CHIP ID READ

Bits	[7:0]
Default	-

Bits	Mnemonic	Description
[7:0]	CHIP_ID	Chip ID for ES9069 is 0x62 (98d)

Register 228-227: RESERVED

Register 230-229: INTERRUPT STATES

Bits	[15:14]	[13:12]	[11]	[10:8]	[7]	[6]	[5:4]	[3:2]	[1:0]
Default	-	-	-	-	-	-	-	-	-

Bits	Mnemonic	Description
[15:14]	RESERVED	NA
[13:12]	INPUT_SELECT_OVERRIDE_STATE	State of the INPUT_SELECT_OVERRIDE interrupt. Note: Interrupt clear bits are required to reset value.
[11]	TDM_DATA_VALID_STATE	State of the TDM_DATA_VALID interrupt. Note: Interrupt clear bit is required to reset value.
[10:8]	RESERVED	NA
[7]	BCK_WS_FAIL_STATE	State of the BCK_WS_FAIL interrupt. Note: Interrupt clear bit is required to reset value.
[6]	DOP_VALID_STATE	State of the DOP_VALID interrupt. Note: Interrupt clear bit is required to reset value.
[5:4]	SS_FULL_RAMP_STATE	State of each channel's SS_FULL_RAMP interrupt. Note: Interrupt clear bit is required to reset value.
[3:2]	AUTOMUTE_STATE	State of each channel's AUTOMUTE_STATE interrupt. Note: Interrupt clear bit is required to reset value.
[1:0]	VOL_MIN_STATE	State of each channel's VOL_MIN_STATE interrupt. Note: Interrupt clear bit is required to reset value.

Register 233-231: RESERVED



Register 235-234: INTERRUPT SOURCES

Bits	[15:14]	[13:12]	[11]	[10:8]	[7]	[6]	[5:4]	[3:2]	[1:0]
Default	-	-	-	-	-	-	-	-	-

Bits	Mnemonic	Description
[15:14]	RESERVED	NA
[13:12]	INPUT_SELECT_OVERRIDE_SOURCE	Output of the AUTO_INPUT_SELECT logic.
[11]	TDM_DATA_VALID_SOURCE	TDM data valid flag.
[10:8]	RESERVED	NA
[7]	BCK_WS_FAIL_SOURCE	Validity of BCK, WS, and ASYNC_LOCK flag. Requires respective monitor bits to be set.
[6]	DOP_VALID_SOURCE	Valid DoP flag for Channels 1 and 2.
[5:4]	SS_FULL_RAMP_SOURCE	Channel flag for whether it is automute is active.
[3:2]	AUTOMUTE_SOURCE	Channel flag for whether it is automute is active.
[1:0]	VOL_MIN_SOURCE	Channel flag for whether the corresponding volume register = 0x00

Register 238-236: RESERVED

Register 239: RATIO VALID READ

Bits	[7]	[6:0]
Default	-	-

Bits	Mnemonic	Description
[7]	RATIO_VALID	Indicates validity of the CLK_DAC/CLK_IDAC ratio <ul style="list-style-type: none"> • 1'b0: Invalid • 1'b1: Valid
[6:0]	RESERVED	NA

Register 240: GPIO READ

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Default	-	-	-	-	-	-	-	-

Bits	Mnemonic	Description
[7]	GPIO8_I_READ	GPIO8 input readback.
[6]	GPIO7_I_READ	GPIO7 input readback.
[5]	GPIO6_I_READ	GPIO6 input readback.
[4]	GPIO5_I_READ	GPIO5 input readback.
[3]	GPIO4_I_READ	GPIO4 input readback.
[2]	GPIO3_I_READ	GPIO3 input readback.
[1]	GPIO2_I_READ	GPIO2 input readback.
[0]	GPIO1_I_READ	GPIO1 input readback.



Register 241: VOL MIN READ

Bits	[7:2]	[1]	[0]
Default	-	-	-

Bits	Mnemonic	Description
[7:2]	RESERVED	NA
[1]	VOL_MIN_CH2	Volume min flag ch2
[0]	VOL_MIN_CH1	Volume min flag ch1

Register 242: AUTOMUTE READ

Bits	[7:2]	[1]	[0]
Default	-	-	-

Bits	Mnemonic	Description
[7:2]	RESERVED	NA
[1]	AUTOMUTE_CH2	Automute status ch2
[0]	AUTOMUTE_CH1	Automute status ch1

Register 243: SOFT RAMP UP READ

Bits	[7:2]	[1]	[0]
Default	-	-	-

Bits	Mnemonic	Description
[7:2]	RESERVED	NA
[1]	SS_RAMP_UP_CH2	Soft ramped up flag ch2
[0]	SS_RAMP_UP_CH1	Soft ramped up flag ch1

Register 244: SOFT RAMP DOWN READ

Bits	[7:2]	[1]	[0]
Default	-	-	-

Bits	Mnemonic	Description
[7:2]	RESERVED	NA
[1]	SS_RAMP_DOWN_CH2	Soft ramped down flag ch2
[0]	SS_RAMP_DOWN_CH1	Soft ramped down flag ch1

ES9069 Datasheet



Register 245: INPUT STREAM READBACK

Bits	[7:5]	[4]	[3]	[2]	[1:0]
Default	-	-	-	-	-

Bits	Mnemonic	Description
[7:5]	RESERVED	NA
[4]	SPDIF_VALID	S/PDIF valid flag
[3]	TDM_DATA_VALID	TDM valid data flag
[2]	DOP_VALID	DoP valid flag
[1:0]	INPUT_SELECT_OVERRIDE	AUTO_INPUT_SEL value <ul style="list-style-type: none"> • 2'd0: PCM (default) • 2'd1: DSD • 2'd2: DoP • 2'd3: S/PDIF

Register 248-246: PROG COEFF OUT READ

Bits	[23:0]
Default	-

Bits	Mnemonic	Description
[23:0]	PROG_COEFF_OUT	Programmable FIR coefficient readback

Register 250-249: RESERVED

Register 251: S/PDIF DATA READ

Bits	[7:0]
Default	-

Bits	Mnemonic	Description
[7:0]	SPDIF_DATA_READ	Contains a byte of the S/PDIF payload. Controlled by register 136[4:0] spdif_data_sel



ES9069 Reference Schematics

Typical Application Schematic




Figure 20. Typical ES9069 Software Mode Application Diagram

*Note: See GPIO section for configuration of GPIOs including GPIO8.

Hardware (HW) mode





Figure 21 – Hardware (HW) mode reference schematic for ES9069Q

Note: ES9069Q has an exposed pad (EPAD, pin 33) and should be connected to ground.



Software (SW) mode



-- * All AVCC_DAC1/AVCC_DAC2 pins must be powered with an ultra-low-noise regulator --

Figure 22 – Software mode reference schematic for ES9069Q

Note: ES9069Q has an exposed pad (EPAD, pin 33) and should be connected to ground.

Recommended Output Stage




Figure 15 – Output stage schematic for ES9069Q

Note 1: Schematic is representative of ES9069 EVB v2.0

Note 2: A 3 opamp output stage schematic with slightly improved THD+N performance with a slight increase in noise is available, see distributor or FAE for more information if required.

Note 3: C6, C10 & C11 values are chosen specifically for OPA1612, change depending on desired frequency response.



Internal Pad Circuitry

Pin	Type	Pin Name	Equivalent Circuit
AVCC_DAC1 AVCC_DAC2 AVDD VCCA	Power	1 8 10 31	
AGND_DAC1 AGND_DAC2 GND GND	Ground	4 5 11 30	
CHIP_EN	Reset	18	
DATA_CLK DATA1 DATA2 SCLK/SCL/HW1 MOSI/SDA/HW0 RT1 SS/ADDR1/HW2 MISO/ADDR0/MUTE_CTRL GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 MODE	Digital I/O	12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 29	




<p>GPIO 8</p>	<p>Digital I/O Cal_Res</p>	<p>28</p>	<p>The diagram shows the internal pad circuitry for GPIO 8. It includes an output driver with OE and O pins, an input driver with an I pin and a resistor R connected to a PU/PD pin. The signal path goes through two ESD protection diodes connected to AVDD and GND. The pad is connected to a GPIO8 pin, which is followed by a calibration resistor and a CAL_RES_ENB pin connected to GND.</p>
<p>DAC1B DAC1 DAC2B DAC2 MCLK</p>	<p>Analog IO DAC</p>	<p>2 3 6 7 32</p>	<p>The diagram shows the internal pad circuitry for Analog IO DAC. It features an output driver with an O pin and an input driver with an I pin and a resistor R_ESD. The signal path is protected by an ESD diode connected to GND. The pad is connected to an Analog I/O pin.</p>
<p>DVDD</p>	<p>IO Power</p>	<p>9</p>	<p>The diagram shows the internal pad circuitry for IO Power. It consists of two ESD protection diodes connected to VDD and GND. The pad is connected to a Power Pad.</p>

Table 28 – Internal Pad Circuitry



32 QFN Package Dimensions



NOTES :

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
3. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

Figure 23 – ES9069Q 32 QFN package dimensions



32 QFN Top View Marking




Figure 24 – ES9069Q Marking

Package Type	Dimension in mm						
	A	B	C	D	E	F	G
32 QFN 5mm x 5mm	4.0	1.6	0.2	0.4	0.2	0.1	0.3

<i>T</i>	<i>Tracking number</i>
<i>W</i>	<i>Work week</i>
<i>Y</i>	<i>Last digit of year</i>
<i>L</i>	<i>Lot number</i>
<i>R</i>	<i>Silicon Revision</i>

Reflow Process Considerations

Temperature Controlled

For lead-free soldering, the characterization and optimization of the reflow process is the most important factor to consider.

The lead-free alloy solder has a melting point of 217°C. This alloy requires a minimum reflow temperature of 235°C to ensure good wetting. The maximum reflow temperature is in the 245°C to 260°C range, depending on the package size (RPC-2 Pb-Free Process – Classification Temperatures (T_c)). This narrows the process window for lead-free soldering to 10°C to 20°C.

The increase in peak reflow temperature in combination with the narrow process window makes the development of an optimal reflow profile a critical factor for ensuring a successful lead-free assembly process. The major factors contributing to the development of an optimal thermal profile are the size and weight of the assembly, the density of the components, the mix of large and small components, and the paste chemistry being used. Reflow profiling needs to be performed by attaching calibrated thermocouples well adhered to the device as well as other critical locations on the board to ensure that all components are heated to temperatures above the minimum reflow temperatures and that smaller components do not exceed the maximum temperature limits (Table RPC-2).

To ensure that all packages can be successfully and reliably assembled, the reflow profiles studied and recommended by ESS are based on the JEDEC/IPC standard J-STD-020 revision D.1.




Figure 25 – IR/Convection Reflow Profile (IPC/JEDEC J-STD-020D.1)

Reflow is allowed 3 times. Caution must be taken to ensure time between re-flow runs does not exceed the allowed time by the moisture sensitivity label. If the time elapsed between the re-flows exceeds the moisture sensitivity time bake the board according to the moisture sensitivity label instructions.

Manual

Allowed up to 2 times with maximum temperature of 350°C no longer than 3 seconds.



RPC-1 Classification reflow profile

Profile Feature	Pb-Free Assembly
Preheat/Soak	
Temperature Min (T _{min})	150°C
Temperature Max (T _{max})	200°C
Time (ts) from (T _{min} to T _{max})	60-120 seconds
Ramp-up rate (TL to T _p)	3°C / second maximum
Liquidous temperature (TL)	217°C
Time (tL) maintained above TL	60-150 seconds
Peak package body temperature (T _p)	For users T _p must not exceed the classification temp in Table RPC-2. For suppliers T _p must equal or exceed the Classification temp in Table RPC-2.
Time (t _p)* within 5°C of the specified classification temperature (T _c)	30* seconds
Ramp-down rate (T _p to TL)	6°C / second maximum
Time 25°C to peak temperature	8 minutes maximum
* Tolerance for peak profile temperature (T _p) is defined as a supplier minimum and a user maximum.	

Table 29 – RPC-1 Classification reflow profile

All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow (e.g., live-bug). If parts are reflowed in other than the normal live-bug assembly reflow orientation (i.e., dead-bug), T_p shall be within ±2°C of the live-bug T_p and still meet the T_c requirements, otherwise, the profile shall be adjusted to achieve the latter. To accurately measure actual peak package body temperatures, refer to JEP140 for recommended thermocouple use.

Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table RPC-1.

*For example, if T_c is 260°C and time t_p is 30 seconds, this means the following for the supplier and the user.
For a supplier: The peak temperature must be at least 260°C. The time above 255°C must be at least 30 seconds.
For a user: The peak temperature must not exceed 260°C. The time above 255°C must not exceed 30 seconds.*

All components in the test load shall meet the classification profile requirements.

RPC-2 Pb-Free Process – Classification Temperatures (T_c)

Package Thickness	Volume mm ³ , <350	Volume mm ³ , 350 to 2000	Volume mm ³ , >2000
<1.6 mm	260°C	260°C	260°C
1.6 mm – 2.5 mm	260°C	250°C	245°C
>2.5 mm	250°C	245°C	245°C

Table 30 – RPC-2 Pb free classification temperatures

At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (T_p) can exceed the values specified in Table RPC-2. The use of a higher T_p does not change the classification temperature (T_c).

Package volume excludes external terminals (e.g., balls, bumps, lands, leads) and/or nonintegral heat sinks.

The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.



Ordering Information

Part Number	Description	Package
ES9069Q	SABRE 32-bit high performance 2 Channel DAC	5mm x 5mm 32 QFN

Revision History

Current Version 0.1.3

Rev.	Date	Notes
0.1.2	March, 2023	Initial release
0.1.3	March 14, 2023	<ul style="list-style-type: none"> Updated output stage schematic Updated S/PDIF section Updated Reg 57[0], Reg64[7:5], Reg65[7:5] Corrected Reg 137 heading

© 2023 ESS Technology, Inc.

ESS IC's are not intended, authorized, or warranted for use as components in military applications, medical devices or life support systems. ESS assumes no liability and disclaims any expressed, implied or statutory warranty for use of ESS IC's in such unsuitable applications.

No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc. ESS Technology, Inc. makes no representations or warranties regarding the content of this document. All specifications are subject to change without prior notice. ESS Technology, Inc. assumes no responsibility for any errors contained herein. U.S. patents pending.