S32K AUTOSAR MCAL: --- Motor Control with Dual Shunt Sampling

Ģ

AMP GPIS AE

Stephen Du Dec 2019





CONFIDENTIAL & PROPRIETARY – NXP, the NXP logo, and NXP secure connections for a smarter world are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2019 NXP B.V.

Agenda

- AUTOSAR Overview
- MCAL Overview
- AUTOSAR FAQ
- Development Environment
- System Overview
- Modules Configuration
- Manual Code
- Code Integration
- Debug/Tuning
- Appendix



AUTOSAR Overview --- Classic Platform

- AUTOSAR (Automotive Open System Architecture) is a standardization initiative of leading automotive manufacturers and suppliers, founded in 2003.
- The idea behind AUTOSAR is to avoid continually re-developing the same or similar software components.
- The AUTOSAR concept is based on modular components with defined interfaces.
- Hardware and software are decoupled from one another.
- Reduced development effort and costs and improved quality.
- Re-use of development methods and tools.



AUTOSAR Overview --- Classic Platform

- The AUTOSAR Classic Platform architecture distinguishes on the highest abstraction level between three software layers which run on a microcontroller: application, runtime environment (RTE) and basic software (BSW).
 - The application software layer is mostly hardware independent.
 - Communication between software components and access to BSW via RTE.
 - The RTE represents the full interface for applications.
 - The BSW is divided in three major layers and complex drivers.
 - Services, ECU (Electronic Control Unit) abstraction and microcontroller abstraction.
 - Services are divided furthermore into functional groups representing the infrastructure for system, memory and communication services.



Runtime Environment



AUTOSAR Overview --- Adaptive Platform

 The AUTOSAR Adaptive Platform is based on POSIX operating systems. The primary motivations are autonomous driving, Vehicleto-X (V2X) applications and the growing external networking of vehicles (Connectivity).



Time Management	Execution Management	Software Configuration	Security Management	Diagnostics	
Operating System	t Management Persistency Platform Health Management (Vir	Management	Security Management	Diagnostics	
Bootloader	Platform Health Management	Logging and Tracing	Hardware Acceleration	Communication Management	
	(V	′irtual) Machine / Hardwa	re		
		General			
		CON	FIDENTIAL & PROPRIETARY 6		

CURRENT RELEASE

> AUTOSAR Classic Release 4.4.0

PAST RELEASES

AUTOSAR Classic Release 4.3.1

AUTOSAR Classic Release 4.3

AUTOSAR Classic Release 4.2

AUTOSAR Classic Release 4.1

AUTOSAR Classic Release 4.0

AUTOSAR Classic Release 3.2

AUTOSAR Classic Release 3.1

AUTOSAR Classic Release 3.0

AUTOSAR Classic Release 2.0

CURRENT RELEASE

> AUTOSAR Adaptive Release 19.03

PAST RELEASES

AUTOSAR Adaptive Release 18.10

AUTOSAR Adaptive Release 18.03

AUTOSAR Adaptive Release 17.10

AUTOSAR Adaptive Release 17.03

RELEASES

> AUTOSAR Acceptance Test Release 1.2

> AUTOSAR Acceptance Test Release 1.1

> AUTOSAR Acceptance Test Release 1.0





NP

MCAL Overview

 MCAL(MicroController Abstraction Layer) is a very important part of AUTOSAR. If you are not familiar with AUTOSAR/MCAL, you can think of it as the driver layer you usually write. The difference is that MCAL following AUTOSAR standard(Include CDD).



MCAL Overview --- NXP MCAL Package Content

Name



- S32K14X_MCAL4_3_RTM_1_0_0_Sample_Application
 - GettingStarted.htm
 - license.txt
- S32K14X_MCAL4_3_RTM_1_0_0_ReleaseNotes.pdf
- in the second Uninstall.exe

- Spi_TS_T40D2M10l0R0
- Wdg_TS_T40D2M10l0R0
- Wdglf TS T40D2M10l0R0
- com.freescale.tools.tresos.xpath.jar <u>\$</u>





AUTOSAR FAQ

Where can I get these material?
<u>https://www.autosar.org</u> (AUTOSAR)
<u>https://www.nxp.com/autosar</u> (MCAL)
Is it free or need charge?
AUTOSAR :Free

MCAL: Depends on platform





Development Environment

Hardware

MTRDEVKSPNK144: S32K144
 Development Kit for 3-phase PMSM

Software

- S32K14X_MCAL4_3_RTM_1_0_0
 - (We also provide <u>SDK version</u>)

• Lib

- Math and Motor Control Library
- Tuning
 - MCATSW: Motor Control Application Tuning (MCAT) Tool
- Configuration&&Debug Tool
 - EB Tresos Version 24
 - S32 Design Studio



System Overview --- System Diagram





System Overview --- Sequence Diagram



Modules Configuration --- MCU

- Core Clock && System Clock && FTM: 80MHz
- Bus Clock && ADC && SPI: 40MHz
- Enable Run mode
- Enable ADC0_SE5 and ADC1_SE15's Interleave
- Set PDB as ADC's trigger source
- FIRC Enable(recommend), enable PLL
- SOSC Range: High
- Oscillator Gain: High



Modules Configuration --- MCU

 McuRunClockConfig 			SOSC Range Select		н	IGH_FREQ_RANGE
Name 👝 McuRunClockConfig			High Gain Oscillator S	elect		✓ ♂ - !
Run Pre Div System Clock Frequency (Hz) (1000 -> 160000000)	■ 1.6E8	~ A •	McuClockReference	ePoint		
Run Core Clock Frequency (Hz) (1000 -> 80000000)	8.0E7	~ A •	Ind Mare Name O McuClockRe 1 McuClockRe	ferencePoint_SYS_CLK ferencePoint_BUS_CLK	B M	Icu Clock R Run_Sys_CLK 8.0E7 RUN_SYS_CLK 4.0E7 RUN_BUS_CLK
Run System Clock Frequency (Hz) (1000 -> 80000000) Run Bus Clock Frequency (Hz) (1000 -> 48000000)	8.0E7 4.0E7	~ # • ~ # •	2 McuClockRe 3 McuClockRe 4 McuClockRe	ferencePoint_ADC0 ferencePoint_ADC1 ferencePoint_FTM0		4.0E7 ADC0_CLK 4.0E7 ADC1_CLK 8.0E7 ETM0_CLK
Run Flash Clock Frequency (Hz) (1000 -> 26670000) Run System Clock Select	2.0E7	 ✓ # • ✓ ■ • 	5 McuClockRe 6 McuClockRe 7 McuClockRe	ferencePoint_FTM3 ferencePoint_LPIT ferencePoint_LPIT	B	8.0E7 FTM3_CLK 4000000.0 LPIT_CLK
PTB1 to ADC0_SE4 and ADC1_SE15		- McuFIRCClockConfi	8 🌳 McuClockRe	ferencePoint_FIRC	E.	4.8E7 FIRC_CLK
Name McuAdcOptionsConfiguration	~] & ▼	FIRC under MCU cor	ntrol	⊠ ⊻ ∢ ▼		
ADC1 software pre-trigger source	BLE ∽ & ▼	FIRC Frequency (480 FIRC Div2 Frequency	00000 -> 60000000) r (1 -> 48000000)	4.8E72.4E7		 ✓ A • ✓ A •
ADC0 pre-trigger source PDB	 ✓ ઙ ▼ ✓ ✓ <td>FIRC Div1 Frequency</td><td>r (1 -> 48000000)</td><td> ▲.8E7 ▲.8E7 </td><td>FIRC</td><td>∼ 2 ▼ Regulator Enable 🕞 🗖 2 ▼</td>	FIRC Div1 Frequency	r (1 -> 48000000)	 ▲.8E7 ▲.8E7 	FIRC	∼ 2 ▼ Regulator Enable 🕞 🗖 2 ▼
ADC0 software pre-trigger source SW_PRE_TRIGGER_DISA	BLE ~ ♂ ▼	FIRC Divider 2 (0 ->	64)	B 2		
Software Trigger to TRGMUX		FIRC Frequency Rang	ge	TRIMMED_TO_48	MHZ	~ <i>•</i> •

TrgMux EXOUT0 Input2

TrgMux EXOUT0 Input3

- TrgMux EXOUT0 Lock Enabled
- TrgMux EXOUT1 Input0
- TrgMux EXOUT1 Input1
- TrgMux EXOUT1 Input2
- TrgMux PDB0 Input0
- TrgMux PDB0 Lock Enabled

TrgMux PDB1 Input0

FTM3_INT	×	4 -
PDB1_CH0	×	4 -
📓 🗌 🥒 🔻		
B INPUT_DISABLED	×	/ •
B INPUT_DISABLED	×	/ -
ADC1_COCOA	×	ر •
FTM3_INT	×	₫ •
😼 🗌 🥖 🔻		
FTM3_INT	×	§ •

Modules Configuration --- MCL

- This is a CDD module, responsible for TrgMux and DMA module's configuration
- In this system, we use trgMux module to debug
- Enable TrgMux Function
- Set FTM3_INT as TrgMux PDB0&&PDB1's input
- Set FTM3_INT as TrgMux OUT2's input
- Set PDB1_CHO as TrgMux OUT3's input
- Set ADC1_COCOA as TrgMux OUT6's input

Modules Configuration --- Port

Function	Pin Count : Pin
EXTAL/XTAL	2 : PTB7/PTB6
JTAG TCLK/TDI/TDO/SWD	4 : PTC4/PTC5/PTA10/PTA4
SPI SCK/SIN/SOUT	3 : PTB2/PTB3/PTB4
UART1 RX/TX	2 : PTC6/PTC7
TRGMUX OUT2/OUT3/OUT6	3 : PTD1/PTA0/PTE15
FTM(PWM) CH0~CH5	6 : PTB8~PTB11&PTC10&PTC11
ADC0_SE4/ADC1_SE6/SE7/SE15	4 : PTB0/PTB12/PTD4/PTB1
GPIO	12 : PTA2/A3/B5/15/C12/13/D0/2/14~16/E10

NP

ortPin

me 👝 PortPin_50_PTC12					
eneral					
PortPin Passive Filter Enable	3		PortPin	Directi	ion (
PortPin Mode Changeable	3	🗹 🥒 👻			
PortPin Id		28		~	A
PortPin Pcr		76		~	5
PortPin Mode		GPIO		\sim	Ø
PortPin DSE		Low_drive_strength		\vee	
PortPin PE	B	PullDisabled		~	0
PortPin PS		PullDown		\sim	
PortPin Direction		PORT_PIN_IN		\sim	0
PortPin Initial Mode	B	PORT_GPIO_MODE		\sim	
PortPin Level Value	R	PORT PIN LEVEL LO	W	\sim	0

Modules Configuration --- Port

- Pcr Calc: CalcNum * 32 + PinNum
- Example:

PTC12: 2*32+12 = 76

PortNum	CalcNum
PortA	0
PortB	1
PortC	2
PortD	3
PortE	4



Modules Configuration --- Dio

- This module responsible for setting the GPIO function, like the direction: input or output; default level: High or Low and so on.
- Each Pin belongs to different Port need create independent group.

General	DioPort Publis	hed Infor	mation							
				Name 👝 DioPort_A		Nai	me 👝	DioPort_A		
⊟ Di Ind	oPort 🍉 Name	B 0	io Po	General DioChannel DioCha	nnelGroup	Ge	enera	DioChannel DioCha	nnelGrou	qu
0	➢ DioPort_A ➢ DioPort_B		0 1	Dio Port Id (0 -> 4)	0		🗉 Dic	Channel		
2	DioPort_C		2				Ind	🖻 Name		Dio Channel Id
4	 DioPort_E 	ioPort Published Information Port Port Ort Ort Ort <td>d</td> <td></td> <td>0</td> <td>DioChannel_A2 DioChannel_A3</td> <td></td> <td>2</td>	d		0	DioChannel_A2 DioChannel_A3		2		
				Description	Numeric identifier of	ti				
				Information	used for configuratio	n				
				Problems	roblems PortA=0 PortB=1 ostBuildVariantConditions PortC=2 PortD=3					
				PostBuildVariantConditions						
				Comments	PortE=4					



Modules Configuration --- ICU

- The time measurement of Cyclic, high level, low level.
- Edge detection and notification.
- Edge counting and timestamp.
- Wakeup interrupt.
- Gpio interrupt belongs to the second function.
- We have three GPIO need enable interrupt function:
 - PTE10: GD3000 INT
 - PTC12: Button 1
 - PTC13: Button 2



Modules Configuration --- ICU



me 👝 IcuChannel_0	
eneral	
IcuChannelld	■ 0 ~ A •
IcuHwIP	🖹 PORT 🗸 🎸 🕶
IcuFtmChannelRef	et
IcuPortChannelRef	//cu/lcu/lcuConfigSet/lcuPort_E/lcuPortChannels_10
IcuLpitChannelRef	et
IcuLptmrChannelRef	9
IcuDMAChannelEnable	8
IcuDMAChannelReference	4
IcuDefaultStartEdge	🙀 ICU_RISING_EDGE 🛛 🗸 🖌
IcuMeasurementMode	¡ MODE_SIGNAL_EDGE_DETECT ∨ 🖉 ▼
IcuOverflowNotification	NULL_PTR
IcuLockableChannel	🚯 📃 IcuWakeupCapability 🚯 🗌 🥖 🖛
 IcuSignalEdgeDetection 	1
Name IcuSignalEc	dgeDetection
IcuSignalNotification	GD3000_Int_Notify 2



Modules Configuration --- PWM

- Enable related channel(Total 6 channels): FTM3_CH0 ~ FTM3_CH5
- Edge configuration: Independent mode
- Align mode: Center align mode
- Cycle: 50us
- Delay: 32 Cycle



Modules Configuration --- PWM

29 🖻 PwmH 🗟	PWM FTM 2 FAULT ISR	B	B 🗌
30 🗁 PwmH 🗟	PWM_FTM_3_CH_0_ISR	80	
31 🖻 PwmH 🗟	PWM_FTM_3_CH_1_ISR	B □	
32 🗁 PwmH 🗟	PWM_FTM_3_CH_2_ISR	80	
33 🗁 PwmH 🗟	PWM_FTM_3_CH_3_ISR	80	
34 🖻 PwmH 🗟	PWM_FTM_3_CH_4_ISR	B 🗆	
35 🖻 PwmH 🗟	PWM FTM 3 CH 5 ISR	B.C.	
36 🗁 PwmH 🗟	PWM_FTM_3_CH_6_ISR	80	80

PwmFtmChannels

۱d	😂 Name	Ftm Hardware C	🖹 Edge configurati	ion setti 🗟	Phase	🖻 Er
0	PwmFtmChannels_0	FTM_3_CH_0	INDEPENDENT		0	2
1	PwmFtmChannels_2	FTM_3_CH_2	INDEPENDENT		0	R 🗹
2	PwmFtmChannels_4	FTM_3_CH_4	INDEPENDENT		0	2
3	PwmFtmChannels_1	FTM_3_CH_1	INDEPENDENT	3	0	X V
4	PwmFtmChannels_3	FTM_3_CH_3	INDEPENDENT	6	0	2
5	PwmFtmChannels_5	FTM_3_CH_5	INDEPENDENT	3	0	2





Modules Configuration --- ADC

- In ADC module, it not only configure the ADC but also PDB
- Enable the following channel: ADC0_4/ADC1_6/ADC1_7/ADC1_15
- Enable PDB Trigger function
- Set the PDB delay time(by manual code): 2000/1000/0/2000
- Enable ADC0_COCO&&ADC1_COCO interrupt
- Group Access Mode: Single mode
- Conversion Mode: One Shot mode
- Transfer Type: Interrupt
- Resolution: 12 Bits



Modules Configuration --- ADC

General AdcChannel AdcGroup		Name 👝 AdcHwUnit_0	Name 👝 AdcHwUnit_1
Adc Transfer Type Adc Source Clock Adc Hardware Unit Adc Logical Unit Id Adc Voltage Reference Selection	ADC_INTERRUPT ~ ADC_ALTCLK1 ~ ADC1 ~ 1 ~ VREFH_VREFL ~	General AdcChannel AdcGroup	General AdcChannel AdcGroup ■ AdcChannel Ind ● Name ■ Adc L ■ AdcChannel_6 ■ 0 ● AdcChannel_6 ■ 1 ● AdcChannel_7 1 2 ● AdcChannel_15 2 ● AdcChannel_15
Adc Prescaler Value (0 -> 65535) Adc Resolution General AdcGroupDefinition AdcChanne	BITS_12 ~	Ind	AdcGroup
Adc Group Access Mode Adc Group Conversion Mode Adc Group Id Adc Group Trigger Source Adc Group Notification Adc Group Streaming Number Samples	 ADC_ACCESS_MODE_SINGL ADC_CONV_MODE_ONESH 1 ADC_TRIGG_SRC_HW Adc1_Group0_Callback 1 	 Name Adc1_Group0 General AdcGroupDefinition AdcChannelDelay General AdcGroupDefinition AdcGroupDefinition AdcGroupDefinition AdcGroupDefinition AdcGroupDefinition AdcGroupDefinition AdcGroupDefinition AdcGroupDefinition AdcCAdc/AdcConfigSet/AdcHwUnit_1/AdcChannel_7 Adc/Adc/AdcConfigSet/AdcHwUnit_1/AdcChannel_6 Adc/Adc/AdcConfigSet/AdcHwUnit_1/AdcChannel_15 	Name Adc1_Group0 General AdcGroupDefinition AdcChannelDelay ■ AdcChannelDelay Ind B Ind B Adc C 0 1 B 1000 2 2000
Adc Group Without Interrupts Adc Group Uses Channel Delays	🖹 🗌 🍕 🕶 Adc Gri	Name Adc0_Group0 General AdcGroupDefinition AdcGroupDefinition AdcGroupDefinition Ind AdcGroupDefinition 0 AdcGroupDefinition	Name Adc0_Grcup0 General AdcGroupDefinition AdcChannelDelay Ind Adc C 0 ⊇ 2000



Modules Configuration --- SPI

- Master mode
- Speed: 2M
- Polarity: LOW
- ShiftEdge: Rise edge/Leading
- Clock Idle Level: LOW
- DataWidth: 8Bit
- TransferWidth: 1Bit
- TransferStart: MSB



Modules Configuration --- SPI

Name 👝 SpiChannel_0			SpiExternalDevice				
General			Name 👝 SpiExternalDevice_0				
SpiChannelld	0	~ <i>"</i>	General				
SpiChannelType	B	× 🖉 🕶	SpiSlaveMode	B	. / -		
SpiDataWidth (8 -> 32)	8	/ -	SpiBaudrate (4 -> 28000000)	2	200000.0	\sim	5
SpiTransferWidth	1	~ 🥒 🔻	SpiBaudrateAlternate (4 -> 4000000)	B	100000.0	~	
SpiDefaultData (0 -> 4294967295)	1		SpiCsIdentifier	B F	PCS0	/	•
SpiEbMaxLength (0 -> 65535)	🔒 1		SpiCsPolarity	۱	WO	\sim	3
SpilbNBuffers	₪ 1	~ & -	SpiCsSelection		CS_VIA_GPIO	\sim	3
SpiTransferStart	MSB	× 🤌 🔻	SpiDataShiftEdge	۱	EADING	\sim	3
ame 👝 SpiJob_0			SpiEnableCs	M	✓ 4 ▼		
General SpiChannelList			SpiHwUnit		CSIBO	\sim	4
Call but labConstrained			SpiShiftClockIdleLevel	۱	WO	\sim	4
Spirabla diatification	HRONOUS		SpiTimeClk2Cs (0 -> 0.0001)	B 1	1.0E-6	/	Ŧ
SpilobStattNotification GD30	000_Spi0_JobEndNotify		SpiTimeCs2Clk (0 -> 0.01)	B 1	1.0E-6	0	Ŧ
Sphobstartivotification 📄 GD30	JUU_SpiU_JobStartNotity		SpiTimeCs2Cs (0 -> 0.01)	B 1	1.0E-6		•
SpiPhyUnitMapping	LPSPI_0		SpiCsContinous	B 1	TRUE	\sim	
SpiPhyUnitMode	SPI_MASTER		SpiByteSwap	⊫ F	FALSE	~	Ø
SpiPhyUnitSync	😼 🗹 🥒 🔻						



Manual Code --- ADC

New file: Adc_Cbk.c

```
1
     //File: Adc_Cbk.c
 2
     void Adc0_Group0_Callback(void) /* Include channel 4 */
 3
     £
         //Do nothing
 4
 5
     }
 6
 7
     void Adc1_Group0_Callback(void) /* Including channel 6,7,15 */
 8
     £
         Dio_WriteChannel(DioConf_DioChannel_DioChannel_D2,STD_HIGH);
 9
         Ftm3_DisableInitTrig();
10
11
         Adc1_ConvEndFlag = TRUE;
12
     }
```



Manual Code --- ADC

Modify(Add the code which in red rectangle): Adc_Pdb_Irq.c





Manual Code --- ADC

Modify(Remove one line, line number:558): Adc_Pdb.c

1 /* Configure the period of counter */ 2 /** @violates @ref Adc_Pdb_c_REF_3 cast from unsigned long to pointer */ 3 /** @violates @ref Adc_Pdb_c_REF_7 A cast should not be performed between a pointer type and an integral type. */ 4 //REG_WRITE32(PDB_MOD_REG_ADDR32(Unit), u16PeriodPdb);



Manual Code --- FTM

New file: Ftm3.c

```
//Ftm3.c
    extern INLINE void Ftm3_EnableInitTrig(void)
2
 3
    £
        REG_BIT_SET32(FTM_EXTTRIG_ADDR32(PWM_FTM_3), FTM_EXTTRIG_INITTRIGEN_MASK_U32);
 4
 5
    }
 6
    extern INLINE void Ftm3_DisableInitTrig(void)
 7
 8
    Ł
        REG_BIT_CLEAR32(FTM_EXTTRIG_ADDR32(PWM_FTM_3), FTM_EXTTRIG_INITTRIGEN_MASK_U32);
9
10
    }
```



Manual Code --- PDB

• New file: Pdb.c

1	//Pdb.c	25	extern INLINE void Pdb_ClearIntFlag(uint8 channel)
2	extern INLINE void Pdb_EnableInt(uint8 channel)	26	
3	{	27	/* Clear PDBO timer interrupt flag */
4	/* Enable pdb interrupt */	28	<pre>REG_BIT_CLEAR32(PDB_SC_REG_ADDR32(channel), PDB_INTERRUPT_FLAG_MASK_U32);</pre>
5	<pre>REG_BIT_SET32(PDB_SC_REG_ADDR32(channel), PDB_INTERRUPT_ENABLED_U32);</pre>	29	}
6	}	30	
7		31	extern INLINE uint8 Pdb_GetErrorFlag(void)
8	extern INLINE void Pdb_SetModValue(uint8 channel,uint32 value)	32	
9	{	33	return Pdb_SeqErrFlags;
10	/* Set pdb modulus value */	34	}
11	<pre>REG_WRITE32(PDB_MOD_REG_ADDR32(channel), value);</pre>	35	
12	3	36	extern INLINE void Pdb_SetErrorFlag(Pdb_SeqErrEType error)
13		37	{
14	extern INLINE void Pdb_SetIdlyValue(uint8 channel,uint32 value)	38	Pdb_SeqErrFlags = (uint8)(error);
15	{	39	Ftm3_DisableInitTrig();
16	/* Set pdb interrupt delay value */	40	MotorSM_SendEvent(MOTORSM_EVENT_ID_FAULT);
17	REG_WRITE32(PDB_IDLY_REG_ADDR32(channel), value);	41	}
18	}	42	
19		43	extern INLINE void Pdb_ClearErrorFlag(void)
20	extern INLINE uint32 Pdb_GetIntFlag(uint8 channel)	44	{
21	{	45	Pdb_SeqErrFlags = 0;
22	return (REG_READ32(PDB_SC_REG_ADDR32(channe1))&PDB_INTERRUPT_FLAG_MASK_U32);	46	1
23	}		



Manual Code --- PDB

New file: Pdb_Cbk.c

```
1 //Pdb_Cbk.c
   /* Pdb0_SeqErr_Notify(Sequence error notify) is before Pdb0_Irq_Notify */
    extern INLINE void Pdb0_SeqErr_Notify(void) //TOD0: Need a parameter to indicate which
 3
    channe1
        Pdb_SetErrorFlag(PDB_SEQ_ERR_PDB0);
 5
 6
    /* Pdb1_SeqErr_Notify(Sequence error notify) is before Pdb1_Irg_Notify */
 8
    extern INLINE void Pdb1_SeqErr_Notify(void)
 9
10
11
        Pdb_SetErrorFlag(PDB_SEQ_ERR_PDB1);
12
   3
13
    /* Pdb0_Irq_Notify is after Pdb0_SeqErr_Notify(Sequence error notify) */
14
    extern INLINE void Pdb0_Irq_Notify(void)
15
16
    ł
        /* PDBO timer overflow interrupt */
17
18
        if (0 != Pdb_GetIntFlag(0))
19
        £
            /* Clear PDBO timer interrupt flag */
20
            Pdb_ClearIntFlag(0);
21
22
23 }
```

```
24
    /* Pdb1_Irq_Notify is after Pdb1_SeqErr_Notify(Sequence error notify) */
25
    extern INLINE void Pdb1_Irq_Notify(void)
26
27
    Ł
28
        /* PDB1 timer overflow interrupt */
        if (0 != Pdb_GetIntFlag(1))
29
30
        ł
31
            /* Clear PDB1 timer interrupt flag */
32
            Pdb_ClearIntFlag(1);
            if (PDB_SEQ_ERR_NONE == Pdb_GetErrorFlag())
33
34
35
                /* Enable FTM initialization trigger to trigger ADC modules every second
    PWM cycle (10kHz). */
                /* Ignore if there are PDBs sequence errors */
36
37
                Ftm3_EnableInitTrig();
38
            3
39
40 }
```



Manual Code --- PWM

 Modify(struct:Pwm_Ftm_ModuleConfig_PB,the 6th member): Pwm_Pbcfg.c

```
/** @brief FTM_3_COMBINE register */
1
   (FTM_COMBINE_SYNCEN2_ENABLE_U32 | FTM_COMBINE_SYNCEN1_ENABLE_U32 |
2
   FTM_COMBINE_SYNCENO_ENABLE_U32 | ((uint32) 0)),
3
   /** @brief FTM_3_COMBINE register */
1
   (FTM_COMBINE_DTEN2_ENABLE_U32 | FTM_COMBINE_COMP2_COMPLEMENT_U32
2
    FTM_COMBINE_DTEN1_ENABLE_U32 | FTM_COMBINE_COMP1_COMPLEMENT_U32
    FTM_COMBINE_DTEN0_ENABLE_U32 | FTM_COMBINE_COMP0_COMPLEMENT_U32
    FTM_COMBINE_SYNCEN2_ENABLE_U32 | FTM_COMBINE_SYNCEN1_ENABLE_U32
   FTM_COMBINE_SYNCENO_ENABLE_U32 | ((uint32) 0)),
3
```



Manual Code --- Startup&&Link&&Middleware

- Startup && Link file: S32DS auto-generate
- Nvic: interrupt management, priority setting
- CircularQueue: queue
- FOC(Field-Oriented Control): Motor control algorithm
- GD3000: GD3000 driver
- Key: Key input event management
- Led: Led control
- Measure: DC-BUS Voltage/Current, phase current
- Motor: Motor driver, speed control
- MotorSM: Motor control main state machine
- UsrCtr: User control information setting
- Wait: Software delay



EB_Project

- S32DS Project
 - .settings
- Debug
- FreeMASTER_control
- generated
- include
- MCAL
- Middleware
- Project_Settings
- src
- .cproject
- .gitignore
- .project

EB tresos 24.0.1 - workspace: C:

File Edit Search Project Windo

📑 💌 🔚 😨 🕶 🛃 🎽 🖝 🖉 🏷 🖌

- Project Explorer 🛙
- ✓ I EB_Project
 - Ø ECUC (ARM, S32K14X)
 - > 🕸 Adc (V1.0.0, AS4.3.1)
 - > 🗑 Base (V1.0.0, AS4.3.1)
 - > @ Dio (V1.0.0, AS4.3.1)
 - > 9 EcuM (V1.0.0, AS4.3.1)
 - > 9 Gpt (V1.0.0, AS4.3.1)
 - > % Icu (V1.0.0, AS4.3.1)
 - > @ Mcl (V1.0.0, AS4.3.1)
 - > % Mcu (V1.0.0, AS4.3.1)
 - > @ Os (V1.0.0, AS4.3.1)
 - > 9 Port (V1.0.0, AS4.3.1)
 - > 😵 Pwm (V1.0.0, AS4.3.1)
 - > 🕸 Resource (V1.0.0, AS4.3.1
 - > 🕸 Spi (V1.0.0, AS4.3.1)
 - 😂 config
 - 🖻 output

Code Integration --- Overview

- The main modules: Adc Pwm Mcl
- The "generated" folder is auto generated by EB_Project
- The "MCAL" folder is the static code of modules



Code Integration --- Packing MCAL to SDK

S32DS: Window -> Preferences -> SDK Management -> Add

c - S32	2 Design Stud	dio for ARM									
Proces	ssor Expert	Window Help		NP Preferences						- 🗆	×
<u>6</u> * –	c° • © •	New Window			SDK Managen	nent				0 ▼ 0	* *
		Editor	>	> Install/Update ~	Name	Vers	Туре	SDK description	^	3 Add	^
Circu	larQueue.c	Editor		> Processor Eyne	FreeMaster_K	2.0.0	Contributed	FreeMASTER Serial Communi		J.	·
81	Pdb S	Appearance	>	> Remote Systen	FreeMaster_S	2.0.0	Contributed	FreeMASTER Serial Communi		Edit/Show info	
82	Adc			> Run/Debug	KEAZ128	1.0.0	Contributed	Sample Drivers for KEAxxx (E		Remove	
02		Show View	>	SDK Managem	KEAZN64	1.0.0	Contributed	Sample Drivers for KEAxxx (E			
60	()	Show C-SPV View	>	> Team	KEAx_AMMC	1.1.8	Contributed	Automotive Math and Motor		Clone from gi	t
84	/* Er	Show e Si i view	ŕ	Terminal	KEAx_AMMC	1.1.8	Contributed	Automotive Math and Motor	-		_
85	Pdb_E	Perspective	>	Validation	KEAx_AMMC	1.1.8	Contributed	Automotive Math and Motor		Import	
86	/* S€			YMI Y	KEAx_AMMC	1.1.	Contributed	Automotive Math and Motor			
87	Pdb S	Navigation	>			••	2 1 1 1 1	· · · · · · · · · · · · · · · · · · ·		Evnort	
88	/* 50			(?)				OK		Cancel	
89	ر Pdh د	Preferences		Ű				UK		Current	



Code Integration --- Packing MCAL to SDK

👐 New SE	ж	×	NP Change SDK Location	×
New SDK		Set SDK files location		
SDK loca	tion must not be empty		Selected folder contain It will take a lot of time	s more than 1000 files. to populate them.
Name:	S32K14X_MCAL			
Version:	4.3.1_RTM_1.0.0_P1	2	• Define new variable	S32K14X_MCAL_4.3.1_RTM_1.0.0_P1_PATH
Description:	SW32K14-SMCL431-RTM	IC-1.0.0_P1 3	Location:	C:\NXP\AUTOSAR\S32K14X_MCAL4_3_RTM_1_0_0\eclipse\plugins
Environme	nt			
Variable _	4.3.1_RTM_1.0.0_P1_PATH	(Not set)		Variable Browse
Location:		Change	O Select system variable	~
Sources He	eaders Binaries Resources	s Linker LD file 🔹 🕨	Location:	
Name		Sel Co	?	2 OK Cancel
?	OK	Cancel		



Code Integration --- Packing MCAL to SDK





Code Integration --- New Project(S32DS)

Select MCAL in SDKs items

workspaceS32DS.A	ARM.2018.R1 - C/C	C++ - Motor/src/r	nain.c - S32 Design		
File Edit Source Ref	fa <mark>ctor Navigate</mark>	Search Project I	Run Processor Expe		
New	Alt+Shift+N >	Makefile Pro	ject with Existing Co		
Open File Open Projects fro	om	C Project			
Close Close All	Ctrl+W Ctrl+Shift+W	S32DS Appli S32DS Libra	ct cation Project ry Project		
S32DS Application Project	Project	- 🗆 X	t from Example	ject —	×
New S32DS Application Project			New S32DS Project for Select required cores and	r S32K144 parameters for them.	
MCAL_Test			Project Name Core	MCAL_Test	
Location: C:\Users\NXF50137\wo	rkspaceS32DS.ARM.2018.R	R1\MC Browse	Library I/O Support FPU Support	NewLib Debugger Console Hardware : -mfloat-abi=hard	> > >
type filter text	Core Kind Name M4 Cortex-M	Toolchain ARM Bare-Metal 3. V	Language SDKs Debugger	C PE Micro GDB server	ř J
 Family S32K1xx S32K144 S32K116 S32K118 	Description : GCC toolchain v.6.3 is se	elected			
Location: C:\Users\NXF50137\wo Processors : type filter text > © Family KEA > © Family S32V ~ © Family S32K1xx © S32K144 © S32K144 © S32K116 © S32K118 © S32K12	rkspaceS32DS.ARM.2018.R ToolChain Selection: Core Kind Name M4 Cortex-M Description : GCC toolchain v.6.3 is se	Toolchain ARM Bare Metal 3. V Belected	Library I/O Support FPU Support Language SDKs Debugger	NewLib Debugger Console Hardware : -mfloat-abi=hard C PE Micro GDB server PE Micro GDB server	



Code Integration --- Project Properties

- Header file include and Macro define
- M1: Select Project and right click -> Properties
- M2: Menu -> Project -> Properties
- M3: Dashboard -> Project settings/Build settings
- Then, C/C++ Build -> Settings -> Tool Settings -> Standard S32DS C
 Compiler -> Preprocessor/Includes



Code Integration --- Project Properties

Project Explorer 🛙	□ \$\$ ~	Search	Project Run Processor Ex
Motor: Debug	New	2.0	🕐 Open Project 🛯 🛯 Tool Settings 🎤 Build Steps 😤 Build Artifact 🗟 Binary Pars
> 🖗 Binaries	Go Into	Ξ	Close Project
 MCAL MICAL Middleware Project_Sett Generated Sinclude Dashboard 22 Project Creation S32DS Application S32DS Library Pr Build/Debug Build (All) 	Compare With Configure Source 1 Properties 1		 Build All Build Configurati Build Configurati Build Configurati Build Project Build Working Se Clean Build Automatica Build Automatica Build Targets C/C++ Index Generate Processo Optimization Synchronize Processo
Clean (All)			Properties
Debug	type filter text	Se	ettings $\Leftrightarrow \checkmark \diamond$
 Project settings Build settings Debug settings 	 Resource Builders C/C++ Build Build Variables 	Co	onfiguration: Debug_FLASH [Active]
	Environment Logging	8	🖲 Tool Settings 🎤 Build Steps 😤 Build Artifact 🗟 Binary Parsers 🧕 Error 💽
	Settings Tool Chain Editor		[®] Cross Settings [©] Do not search system directories (-nost) [®] Target Processor [©] Preprocess only (-E)
	> C/C++ General		🔨 🛞 Standard S32DS C Compiler 🛛 Defined symbols (-D) 🛛 🔮 🗟 🖗
	EmbSys Register View		Dialect ARMCM33 DSP FP
	Project References		Preprocessor AUTOSAR_OS_NOT_USED
	Run/Debug Settings		Includes USE_SW_VECTOR_MODE



Code Integration --- Compile Resource Configurations

- Add/Remove source file(*.c) to/from compile target
- M1(Add/Remove): Select Project and right click -> Build Configurations Explorer
- M2(Add/Remove): Select File/Folder and right click -> build path -> Add to/Remove from -> Debug/Release/Debug_RAM
- M3(Remove): Select File/Folder and right click -> Resource Configurations -> Exclude from Build



Debug/Tuning --- Run

- Enable 12V Power Plugin, Led in yellow(default)
- Press SW2/SW3, Led flash in yellow(calibration) and then turn to green(align)
- Red color means error happened, press SW2 and SW3 at the same time to clear error
- In running mode, press SW2/SW3 to speed up/speed down
- In running mode, press SW2 and SW3 at the same time to stop

Debug/Tuning --- FreeMASTER/MCAT

 Speed control, show real speed/current dynamicly and many other useful function
 S32K PMSM Sensorless.pmp - FreeMASTER

File Edit View Explorer Project Project Tree	t Tools Help ■
PMSM FOC sensorless cont Control Speed IDQ Faults & Trips Sensors/Actuators Position/Speed OpenLoop - Scale Speed Voltage	<complex-block><complex-block><complex-block><complex-block><complex-block><complex-block></complex-block></complex-block></complex-block></complex-block></complex-block></complex-block>
	control page Variable Watch Speed Required ? [Rpm] 1000



Appendix

- •NXP_AUTOSAR_MCAL开发环境搭建引导_S32K14x系列.pdf
- •NXP_MCAL结构概览_S32K1系列.pdf
- ・EB_Tresos入门指南.pdf
- MCAL配置指导_电机控制双电阻采样.pdf
- ・S32DS创建自己的SDK.pdf
- ・使用S32DS集成MCAL.pdf





SECURE CONNECTIONS FOR A SMARTER WORLD

www.nxp.com

NXP, the NXP logo, and NXP secure connections for a smarter world are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2019 NXP B.V.