

# S32K AUTOSAR MCAL: --- Motor Control with Dual Shunt Sampling

AMP GPIS AE

Stephen Du  
Dec 2019



SECURE CONNECTIONS  
FOR A SMARTER WORLD

# Agenda

---

- AUTOSAR Overview
- MCAL Overview
- AUTOSAR FAQ
- Development Environment
- System Overview
- Modules Configuration
- Manual Code
- Code Integration
- Debug/Tuning
- Appendix 

# AUTOSAR Overview --- Classic Platform

- **AUTOSAR (Automotive Open System Architecture)** is a standardization initiative of leading automotive manufacturers and suppliers, founded in 2003.
- The idea behind AUTOSAR is to avoid continually re-developing the same or similar software components.
- The AUTOSAR concept is based on modular components with defined interfaces.
- Hardware and software are decoupled from one another.
- Reduced development effort and costs and improved quality.
- Re-use of development methods and tools.

# AUTOSAR Overview --- Classic Platform

- The AUTOSAR Classic Platform architecture distinguishes on the highest abstraction level between three software layers which run on a microcontroller: application, runtime environment (RTE) and basic software (BSW).
  - The application software layer is mostly hardware independent.
  - Communication between software components and access to BSW via RTE.
  - The RTE represents the full interface for applications.
  - The BSW is divided in three major layers and complex drivers.
    - Services, ECU (Electronic Control Unit) abstraction and microcontroller abstraction.
  - Services are divided furthermore into functional groups representing the infrastructure for system, memory and communication services.

Runtime Environment

System Services

Memory Services

Communication Services

I/O Hardware Abstraction

Complex Drivers

Onboard Device Abstraction

Memory Hardware Abstraction

Communication Hardware Abstraction

Microcontroller Drivers

Memory Drivers

Communication Drivers

I/O Drivers

Microcontroller



# AUTOSAR Overview --- Adaptive Platform

- The AUTOSAR Adaptive Platform is based on POSIX operating systems. The primary motivations are autonomous driving, Vehicle-to-X (V2X) applications and the growing external networking of vehicles (Connectivity).

Time Management

Execution Management

Software Configuration Management

Security Management

Diagnostics

Operating System

Persistency

Platform Health Management

Logging and Tracing

Hardware Acceleration

Communication Management

Bootloader

(Virtual) Machine / Hardware

General

## CURRENT RELEASE

[> AUTOSAR Classic Release 4.4.0](#)

## PAST RELEASES

---

[AUTOSAR Classic Release 4.3.1](#)

[AUTOSAR Classic Release 4.3](#)

[AUTOSAR Classic Release 4.2](#)

[AUTOSAR Classic Release 4.1](#)

[AUTOSAR Classic Release 4.0](#)

[AUTOSAR Classic Release 3.2](#)

[AUTOSAR Classic Release 3.1](#)

[AUTOSAR Classic Release 3.0](#)

[AUTOSAR Classic Release 2.0](#)

## CURRENT RELEASE

[> AUTOSAR Adaptive Release 19.03](#)

## PAST RELEASES

---

[AUTOSAR Adaptive Release 18.10](#)

[AUTOSAR Adaptive Release 18.03](#)

[AUTOSAR Adaptive Release 17.10](#)


[AUTOSAR Adaptive Release 17.03](#)

## RELEASES

[> AUTOSAR Acceptance Test Release 1.2](#)

[> AUTOSAR Acceptance Test Release 1.1](#)

[> AUTOSAR Acceptance Test Release 1.0](#)




Pic from VECTOR

# MCAL Overview

- **MCAL**(**M**icro**C**ontroller **A**bstraction **L**ayer) is a very important part of AUTOSAR. If you are not familiar with AUTOSAR/MCAL, you can think of it as the driver layer you usually write. The difference is that MCAL following AUTOSAR standard(Include CDD).

# MCAL Overview --- NXP MCAL Package Content



# AUTOSAR FAQ

- Where can I get these material?

<https://www.autosar.org> (AUTOSAR)

<https://www.nxp.com/autosar> (MCAL)

- Is it free or need charge?

AUTOSAR :Free


MCAL: Depends on platform



# Development Environment

- Hardware
  - [MTRDEVKSPNK144](#): S32K144 Development Kit for 3-phase PMSM
- Software
  - S32K14X\_MCAL4\_3\_RTM\_1\_0\_0
    - (We also provide [SDK version](#))
- Lib
  - [Math and Motor Control Library](#)
- Tuning
  - [MCATSW](#): Motor Control Application Tuning (MCAT) Tool
- Configuration & Debug Tool
  - EB Tresos Version 24
  - S32 Design Studio

# System Overview --- System Diagram





# Modules Configuration --- MCU

- Core Clock && System Clock && FTM: 80MHz
- Bus Clock && ADC && SPI: 40MHz
- Enable Run mode
- Enable ADC0\_SE5 and ADC1\_SE15's Interleave
- Set PDB as ADC's trigger source
- FIRC Enable(recommend), enable PLL
- SOSC Range: High
- Oscillator Gain: High

# Modules Configuration --- MCU

**McuRunClockConfig**

Name: McuRunClockConfig

Run Pre Div System Clock Frequency (Hz) (1000 -> 160000000): 1.6E8

Run Core Clock Frequency (Hz) (1000 -> 80000000): 8.0E7

Run System Clock Frequency (Hz) (1000 -> 80000000): 8.0E7

Run Bus Clock Frequency (Hz) (1000 -> 48000000): 4.0E7

Run Flash Clock Frequency (Hz) (1000 -> 26670000): 2.0E7

Run System Clock Select: SPLL

PTB1 to ADC0\_SE4 and ADC1\_SE15:

**McuAdcOptionsConfiguration**

Name: McuAdcOptionsConfiguration

ADC1 pre-trigger source: PDB\_PRE\_TRIGGER

ADC1 software pre-trigger source: SW\_PRE\_TRIGGER\_DISABLE

ADC1 trigger source: PDB

ADC0 pre-trigger source: PDB\_PRE\_TRIGGER

ADC0 software pre-trigger source: SW\_PRE\_TRIGGER\_DISABLE

ADC0 trigger source: PDB

Software Trigger to TRGMUX:

**McuFIRCClockConfig**

Name: McuFIRCClockConfig

FIRC under MCU control:

FIRC Frequency (48000000 -> 60000000): 4.8E7

FIRC Div2 Frequency (1 -> 48000000): 2.4E7

FIRC Div1 Frequency (1 -> 48000000): 4.8E7

FIRC Enable:  FIRC Regulator Enable:

FIRC Divider 2 (0 -> 64): 2

FIRC Divider 1 (0 -> 64): 1

FIRC Frequency Range: TRIMMED\_TO\_48MHZ

SOSC Range Select: HIGH\_FREQ\_RANGE

High Gain Oscillator Select:

Ind...	Name	Mcu Clock R...	Mcu Clock Frequ...
0	McuClockReferencePoint_SYS_CLK	8.0E7	RUN_SYS_CLK
1	McuClockReferencePoint_BUS_CLK	4.0E7	RUN_BUS_CLK
2	McuClockReferencePoint_ADC0	4.0E7	ADC0_CLK
3	McuClockReferencePoint_ADC1	4.0E7	ADC1_CLK
4	McuClockReferencePoint_FTM0	8.0E7	FTM0_CLK
5	McuClockReferencePoint_FTM3	8.0E7	FTM3_CLK
6	McuClockReferencePoint_LPIT	4000000.0	LPIT_CLK
7	McuClockReferencePoint_LPSPIO	4.0E7	LPSPIO_CLK
8	McuClockReferencePoint_FIRC	4.8E7	FIRC_CLK

# Modules Configuration --- MCL

- This is a CDD module, responsible for TrgMux and DMA module's configuration
- In this system, we use trgMux module to debug
- Enable TrgMux Function
- Set FTM3\_INT as TrgMux PDB0&&PDB1's input
- Set FTM3\_INT as TrgMux OUT2's input
- Set PDB1\_CHO as TrgMux OUT3's input
- Set ADC1\_COCOA as TrgMux OUT6's input

TrgMux EXOUT0 Input2	<input type="text" value="FTM3_INT"/>	⚙️ ▼
TrgMux EXOUT0 Input3	<input type="text" value="PDB1_CHO"/>	⚙️ ▼
TrgMux EXOUT0 Lock Enabled	<input type="checkbox"/>	✎ ▼
TrgMux EXOUT1 Input0	<input type="text" value="INPUT_DISABLED"/>	✎ ▼
TrgMux EXOUT1 Input1	<input type="text" value="INPUT_DISABLED"/>	✎ ▼
TrgMux EXOUT1 Input2	<input type="text" value="ADC1_COCOA"/>	⚙️ ▼
TrgMux PDB0 Input0	<input type="text" value="FTM3_INT"/>	⚙️ ▼
TrgMux PDB0 Lock Enabled	<input type="checkbox"/>	✎ ▼
TrgMux PDB1 Input0	<input type="text" value="FTM3_INT"/>	⚙️ ▼

# Modules Configuration --- Port

Function	Pin Count : Pin
EXTAL/XTAL	2 : PTB7/PTB6
JTAG TCLK/TDI/TDO/SWD	4 : PTC4/PTC5/PTA10/PTA4
SPI SCK/SIN/SOUT	3 : PTB2/PTB3/PTB4
UART1 RX/TX	2 : PTC6/PTC7
TRGMUX OUT2/OUT3/OUT6	3 : PTD1/PTA0/PTE15
FTM(PWM) CH0~CH5	6 : PTB8~PTB11&PTC10&PTC11
ADC0_SE4/ADC1_SE6/SE7/SE15	4 : PTB0/PTB12/PTD4/PTB1
GPIO	12 : PTA2/A3/B5/15/C12/13/D0/2/14~16/E10

PortPin\_50\_PTC12

General

PortPin Passive Filter Enable  PortPin Direction

PortPin Mode Changeable

PortPin Id 28

PortPin Pcr 76

PortPin Mode GPIO

PortPin DSE Low\_drive\_strength

PortPin PE PullDisabled

PortPin PS PullDown

PortPin Direction PORT\_PIN\_IN

PortPin Initial Mode PORT\_GPIO\_MODE

PortPin Level Value PORT\_PIN\_LEVEL\_LOW

## Modules Configuration --- Port

- Pcr Calc:  $\text{CalcNum} * 32 + \text{PinNum}$
- Example:

$$\text{PTC12: } 2 * 32 + 12 = 76$$

PortNum	CalcNum
PortA	0
PortB	1
PortC	2
PortD	3
PortE	4

# Modules Configuration --- Dio

- This module responsible for setting the GPIO function, like the direction: input or output; default level: High or Low and so on.
- Each Pin belongs to different Port need create independent group.

The screenshot displays the configuration interface for the Dio module in the NXP IDE. It is divided into two main sections:

**Left Section: DioPort Configuration**

- Project Tree:** Shows a hierarchy with 'DioPort' expanded, listing five ports: DioPort\_A (ID 0), DioPort\_B (ID 1), DioPort\_C (ID 2), DioPort\_D (ID 3), and DioPort\_E (ID 4).
- Configuration Panel:** Shows the 'DioPort' configuration with 'Name' set to 'DioPort\_A' and 'Dio Port Id (0 -> 4)' set to 0.
- Properties for DioPortId:** A yellow box contains the following information:
  - Description:** Numeric identifier of the port used for configuration
  - Information:** PortA=0, PortB=1, PortC=2, PortD=3, PortE=4

**Right Section: DioChannel Configuration**

- Configuration Panel:** Shows the 'DioChannel' configuration with 'Name' set to 'DioPort\_A'.
- DioChannel Table:** A table with two rows:

Ind...	Name	Dio Channel Id
0	DioChannel_A2	2
1	DioChannel_A3	3

# Modules Configuration --- ICU

- The time measurement of Cyclic, high level, low level.
- Edge detection and notification.
- Edge counting and timestamp.
- Wakeup interrupt.
- Gpio interrupt belongs to the second function.
- We have three GPIO need enable interrupt function:
  - PTE10: GD3000 INT
  - PTC12: Button 1
  - PTC13: Button 2

# Modules Configuration --- ICU

The image displays the configuration interface for the ICU (Interrupt Controller Unit) module. It consists of three main configuration panels and a detailed configuration view for a specific channel.

**IcuPort Configuration:**

Ind...	Name	Port ...
0	IcuPort_E	PORT_4
1	IcuPort_C	PORT_2

**IcuPortChannels Configuration (IcuPort\_E):**

Ind...	Name	Port Channel
0	IcuPortCha...	CH_10

**IcuPortChannels Configuration (IcuPort\_C):**

Ind...	Name	Port Channel
0	IcuPortCha...	CH_12
1	IcuPortCha...	CH_13

**IcuChannel Configuration:**

Ind...	Name	IcuCh...	IcuHwIP	IcuD...	IcuD...	IcuDefaultStartEdge
0	IcuChannel_0	0	PORT	<input type="checkbox"/>		ICU_RISING_EDGE
1	IcuChannel_1	1	PORT	<input type="checkbox"/>		ICU_RISING_EDGE
2	IcuChannel_2	2	PORT	<input type="checkbox"/>		ICU_RISING_EDGE

**IcuChannel\_0 General Configuration:**

Name: IcuChannel\_0

**General**

- IcuChannelId: 0
- IcuHwIP: PORT
- IcuFtmChannelRef: [Empty]
- IcuPortChannelRef: /Icu/IcuConfigSet/IcuPort\_E/IcuPortChannels\_10
- IcuLpitChannelRef: [Empty]
- IcuLptmrChannelRef: [Empty]
- IcuDMAChannelEnable:
- IcuDMAChannelReference: [Empty]
- IcuDefaultStartEdge: ICU\_RISING\_EDGE
- IcuMeasurementMode: MODE\_SIGNAL\_EDGE\_DETECT
- IcuOverflowNotification: NULL\_PTR
- IcuLockableChannel:  IcuWakeupCapability:
- IcuSignalEdgeDetection**
  - Name: IcuSignalEdgeDetection
  - IcuSignalNotification: GD3000\_Int\_Notify

## Modules Configuration --- PWM

- Enable related channel(Total 6 channels): FTM3\_CH0 ~ FTM3\_CH5
- Edge configuration: Independent mode
- Align mode: Center align mode
- Cycle: 50us
- Delay: 32 Cycle

# Modules Configuration --- PWM

The top screenshot shows a list of PWM interrupt service routines (ISRs) for FTM3 channels 0 through 6. A red box highlights the entries for channels 0 to 5, which are all checked for enablement.

id...	Name	Ftm Hardware C...	Edge configuration setti...	Phase...	En
0	PwmFtmChannels_0	FTM_3_CH_0	INDEPENDENT	0	<input checked="" type="checkbox"/>
1	PwmFtmChannels_2	FTM_3_CH_2	INDEPENDENT	0	<input checked="" type="checkbox"/>
2	PwmFtmChannels_4	FTM_3_CH_4	INDEPENDENT	0	<input checked="" type="checkbox"/>
3	PwmFtmChannels_1	FTM_3_CH_1	INDEPENDENT	0	<input checked="" type="checkbox"/>
4	PwmFtmChannels_3	FTM_3_CH_3	INDEPENDENT	0	<input checked="" type="checkbox"/>
5	PwmFtmChannels_5	FTM_3_CH_5	INDEPENDENT	0	<input checked="" type="checkbox"/>

The bottom screenshot shows the configuration panel for the PwmFtmChannels module. A red box highlights the 'Ftm Module's Channels Alignment' dropdown menu, which is set to 'PWM\_CENTER\_ALIGNED'. Another red box highlights the 'Deadtime Counter' value, which is set to 32.

Ftm Hardware Module: FTM\_3

Prescaler: PRESC\_1

PwmPrescaler\_Alternate: PRESC\_1

FTM Module clock selection: PWM\_SYSTEM\_CLOCK

Ftm Module's Channels Alignment: PWM\_CENTER\_ALIGNED

End cycle reload:  Half cycle reload

Reload Frequency: LDFQ\_EACH32

Deadtime Counter (0 -> 1023): 32

DeadTime Counter Prescaler: PRESC\_1

Pwm Background Debug Mode configuration: CNT\_ON\_OUTPUTS\_ON

Pwm Fault Functionality and Clear Mode: FLTCTRL\_DISABLED

# Modules Configuration --- ADC

- In ADC module, it not only configure the ADC but also PDB
- Enable the following channel: ADC0\_4/ADC1\_6/ADC1\_7/ADC1\_15
- Enable PDB Trigger function
- Set the PDB delay time(by manual code): 2000/1000/0/2000
- Enable ADC0\_COCO&&ADC1\_COCO interrupt
- Group Access Mode: Single mode
- Conversion Mode: One Shot mode
- Transfer Type: Interrupt
- Resolution: 12 Bits

# Modules Configuration --- ADC

The image displays the configuration interface for the ADC module, organized into several panels:

- General AdcChannel AdcGroup:**
  - Adc Transfer Type: ADC\_INTERRUPT
  - Adc Source Clock: ADC\_ALTCLK1
  - Adc Hardware Unit: ADC1
  - Adc Logical Unit Id: 1
  - Adc Voltage Reference Selection: VREFH\_VREFL
  - Adc Prescaler Value (0 -> 65535): 1
  - Adc Resolution: BITS\_12
- AdcGroup (Top):**
  - Name: AdcHwUnit\_0
  - AdcChannel Table:

Ind...	Name	Adc L...	Adc I
0	AdcChannel_4	0	AN_4
  - AdcInterrupt Table:

Ind...	Name	Adc Interrupt N...	Adc Interrupt I
0	AdcInterrupt_0	ADC0_COCO	<input checked="" type="checkbox"/>
1	AdcInterrupt_1	ADC1_COCO	<input checked="" type="checkbox"/>
- AdcGroup (Middle):**
  - Name: Adc1\_Group0
  - AdcGroupDefinition Table:

Ind...	AdcGroupDefinition
0	/Adc/Adc/AdcConfigSet/AdcHwUnit_1/AdcChannel_7
1	/Adc/Adc/AdcConfigSet/AdcHwUnit_1/AdcChannel_6
2	/Adc/Adc/AdcConfigSet/AdcHwUnit_1/AdcChannel_15
  - AdcChannelDelay Table:

Ind...	Adc C...
0	0
1	1000
2	2000
- AdcGroup (Bottom):**
  - Name: Adc0\_Group0
  - AdcGroupDefinition Table:

Ind...	AdcGroupDefinition
0	/Adc/Adc/AdcConfigSet/AdcHwUnit_0/AdcChannel_4
  - AdcChannelDelay Table:

Ind...	Adc C...
0	2000
- General AdcGroupDefinition AdcChannelDelay:**
  - Adc Group Access Mode: ADC\_ACCESS\_MODE\_SINGLE
  - Adc Group Conversion Mode: ADC\_CONV\_MODE\_ONESHOT
  - Adc Group Id: 1
  - Adc Group Trigger Source: ADC\_TRIGG\_SRC\_HW
  - Adc Group Notification: Adc1\_Group0\_Callback
  - Adc Group Streaming Number Samples: 1
  - Adc Group Without Interrupts:
  - Adc Group Uses Channel Delays:

# Modules Configuration --- SPI

- Master mode
- Speed: 2M
- Polarity: LOW
- ShiftEdge: Rise edge/Leading
- Clock Idle Level: LOW
- DataWidth: 8Bit
- TransferWidth: 1Bit
- TransferStart: MSB

# Modules Configuration --- SPI

The image shows a configuration interface for SPI modules. It is divided into two main sections: SpiChannel\_0 and SpiExternalDevice\_0.

**SpiChannel\_0 Configuration:**

- Name: SpiChannel\_0
- General tab:
  - SpiChannelId: 0
  - SpiChannelType: IB
  - SpiDataWidth (8 -> 32): 8
  - SpiTransferWidth: 1
  - SpiDefaultData (0 -> 4294967295): 1
  - SpiEbMaxLength (0 -> 65535): 1
  - SpiIbNBuffers: 1
  - SpiTransferStart: MSB
- Name: SpiJob\_0
- SpiChannelList tab:
  - SpiHwUnitSynchronous: SYNCHRONOUS
  - SpiJobEndNotification: GD3000\_Spi0\_JobEndNotify
  - SpiJobStartNotification: GD3000\_Spi0\_JobStartNotify
  - SpiPhyUnitMapping: LPSPI\_0
  - SpiPhyUnitMode: SPI\_MASTER
  - SpiPhyUnitSync:

**SpiExternalDevice\_0 Configuration:**

- Name: SpiExternalDevice\_0
- General tab:
  - SpiSlaveMode:
  - SpiBaudrate (4 -> 28000000): 2000000.0
  - SpiBaudrateAlternate (4 -> 40000000): 100000.0
  - SpiCsIdentifier: PCS0
  - SpiCsPolarity: LOW
  - SpiCsSelection: CS\_VIA\_GPIO
  - SpiDataShiftEdge: LEADING
  - SpiEnableCs:
  - SpiHwUnit: CSIB0
  - SpiShiftClockIdleLevel: LOW
  - SpiTimeClk2Cs (0 -> 0.0001): 1.0E-6
  - SpiTimeCs2Clk (0 -> 0.01): 1.0E-6
  - SpiTimeCs2Cs (0 -> 0.01): 1.0E-6
  - SpiCsContinuous: TRUE
  - SpiByteSwap: FALSE

# Manual Code --- ADC

- New file: Adc\_Cbk.c

```
1 //File: Adc_Cbk.c
2 void Adc0_Group0_Callback(void) /* Include channel 4 */
3 {
4     //Do nothing
5 }
6
7 void Adc1_Group0_Callback(void) /* Including channel 6,7,15 */
8 {
9     Dio_WriteChannel(DioConf_DioChannel1_DioChannel1_D2, STD_HIGH);
10    Ftm3_DisableInitTrig();
11    Adc1_ConvEndFlag = TRUE;
12 }
```

# Manual Code --- ADC

- Modify(Add the code which in red rectangle): Adc\_Pdb\_Irq.c

```
1  #ifdef ADC_UNIT_0_PDB_ERR_ISR_USED
2  extern void Pdb0_Irq_Notify(void);
3  ISR(Adc_Pdb_ChannelSequenceError0)
4  {
5      Adc_Pdb_ChannelSequenceError(0U);
6      Pdb0_Irq_Notify();
7  }
8  #endif
9
10 #ifdef ADC_UNIT_1_PDB_ERR_ISR_USED
11 extern void Pdb1_Irq_Notify(void);
12 ISR(Adc_Pdb_ChannelSequenceError1)
13 {
14     Adc_Pdb_ChannelSequenceError(1U);
15     Pdb1_Irq_Notify();
16 }
17 #endif
```

# Manual Code --- ADC

- Modify(Remove one line, line number:558): Adc\_Pdb.c

```
1  /* Configure the period of counter */
2  /** @violates @ref Adc_Pdb_c_REF_3 cast from unsigned long to pointer */
3  /** @violates @ref Adc_Pdb_c_REF_7 A cast should not be performed between a pointer
4  type and an integral type. */
5  //REG_WRITE32(PDB_MOD_REG_ADDR32(Unit), u16PeriodPdb);
```

# Manual Code --- FTM

- New file: Ftm3.c

```
1 //Ftm3.c
2 extern INLINE void Ftm3_EnableInitTrig(void)
3 {
4     REG_BIT_SET32(FTM_EXTTRIG_ADDR32(PWM_FTM_3), FTM_EXTTRIG_INITTRIGEN_MASK_U32);
5 }
6
7 extern INLINE void Ftm3_DisableInitTrig(void)
8 {
9     REG_BIT_CLEAR32(FTM_EXTTRIG_ADDR32(PWM_FTM_3), FTM_EXTTRIG_INITTRIGEN_MASK_U32);
10 }
```

# Manual Code --- PDB

- New file: Pdb.c

```
1 //Pdb.c
2 extern INLINE void Pdb_EnableInt(uint8 channel)
3 {
4     /* Enable pdb interrupt */
5     REG_BIT_SET32(PDB_SC_REG_ADDR32(channel), PDB_INTERRUPT_ENABLED_U32);
6 }
7
8 extern INLINE void Pdb_SetModValue(uint8 channel,uint32 value)
9 {
10    /* Set pdb modulus value */
11    REG_WRITE32(PDB_MOD_REG_ADDR32(channel), value);
12 }
13
14 extern INLINE void Pdb_SetIdlyValue(uint8 channel,uint32 value)
15 {
16    /* Set pdb interrupt delay value */
17    REG_WRITE32(PDB_IDLY_REG_ADDR32(channel), value);
18 }
19
20 extern INLINE uint32 Pdb_GetIntFlag(uint8 channel)
21 {
22    return (REG_READ32(PDB_SC_REG_ADDR32(channel))&PDB_INTERRUPT_FLAG_MASK_U32);
23 }
```

```
25 extern INLINE void Pdb_ClearIntFlag(uint8 channel)
26 {
27     /* Clear PDB0 timer interrupt flag */
28     REG_BIT_CLEAR32(PDB_SC_REG_ADDR32(channel), PDB_INTERRUPT_FLAG_MASK_U32);
29 }
30
31 extern INLINE uint8 Pdb_GetErrorFlag(void)
32 {
33     return Pdb_SeqErrFlags;
34 }
35
36 extern INLINE void Pdb_SetErrorFlag(Pdb_SeqErrEType error)
37 {
38     Pdb_SeqErrFlags |= (uint8)(error);
39     Ftm3_DisableInitTrig();
40     MotorSM_SendEvent(MOTORSM_EVENT_ID_FAULT);
41 }
42
43 extern INLINE void Pdb_ClearErrorFlag(void)
44 {
45     Pdb_SeqErrFlags = 0;
46 }
```

# Manual Code --- PDB

- New file: Pdb\_Cbk.c

```
1 //Pdb_Cbk.c
2 /* Pdb0_SeqErr_Notify(Sequence error notify) is before Pdb0_Irq_Notify */
3 extern INLINE void Pdb0_SeqErr_Notify(void) //TODO: Need a parameter to indicate which
4 channel
5 {
6     Pdb_SetErrorFlag(PDB_SEQ_ERR_PDB0);
7 }
8 /* Pdb1_SeqErr_Notify(Sequence error notify) is before Pdb1_Irq_Notify */
9 extern INLINE void Pdb1_SeqErr_Notify(void)
10 {
11     Pdb_SetErrorFlag(PDB_SEQ_ERR_PDB1);
12 }
13
14 /* Pdb0_Irq_Notify is after Pdb0_SeqErr_Notify(Sequence error notify) */
15 extern INLINE void Pdb0_Irq_Notify(void)
16 {
17     /* PDB0 timer overflow interrupt */
18     if (0 != Pdb_GetIntFlag(0))
19     {
20         /* Clear PDB0 timer interrupt flag */
21         Pdb_ClearIntFlag(0);
22     }
23 }
```

```
24
25 /* Pdb1_Irq_Notify is after Pdb1_SeqErr_Notify(Sequence error notify) */
26 extern INLINE void Pdb1_Irq_Notify(void)
27 {
28     /* PDB1 timer overflow interrupt */
29     if (0 != Pdb_GetIntFlag(1))
30     {
31         /* Clear PDB1 timer interrupt flag */
32         Pdb_ClearIntFlag(1);
33         if (PDB_SEQ_ERR_NONE == Pdb_GetErrorFlag())
34         {
35             /* Enable FTM initialization trigger to trigger ADC modules every second
36             PWM cycle (10kHz). */
37             /* Ignore if there are PDBs sequence errors */
38             Ftm3_EnableInitTrig();
39         }
40     }
```

# Manual Code --- PWM

- Modify(struct:Pwm\_Ftm\_ModuleConfig\_PB,the 6<sup>th</sup> member):  
Pwm\_Pbcfg.c


```
1  /** @brief FTM_3_COMBINE register */
2  (FTM_COMBINE_SYNCEN2_ENABLE_U32 | FTM_COMBINE_SYNCEN1_ENABLE_U32 |
   FTM_COMBINE_SYNCEN0_ENABLE_U32 | ((uint32) 0)),
3
```



```
1  /** @brief FTM_3_COMBINE register */
2  (FTM_COMBINE_DTEN2_ENABLE_U32 | FTM_COMBINE_COMP2_COMPLEMENT_U32
   | FTM_COMBINE_DTEN1_ENABLE_U32 | FTM_COMBINE_COMP1_COMPLEMENT_U32
   | FTM_COMBINE_DTEN0_ENABLE_U32 | FTM_COMBINE_COMP0_COMPLEMENT_U32
   | FTM_COMBINE_SYNCEN2_ENABLE_U32 | FTM_COMBINE_SYNCEN1_ENABLE_U32 |
   FTM_COMBINE_SYNCEN0_ENABLE_U32 | ((uint32) 0)),
3
```

# Manual Code --- Startup&&Link&&Middleware

- Startup && Link file: S32DS auto-generate
- Nvic: interrupt management, priority setting
- CircularQueue: queue
- FOC(Field-Oriented Control): Motor control algorithm
- GD3000: GD3000 driver
- Key: Key input event management
- Led: Led control
- Measure: DC-BUS Voltage/Current, phase current
- Motor: Motor driver, speed control
- MotorSM: Motor control main state machine
- UsrCtr: User control information setting
- Wait: Software delay





## Code Integration --- Overview

- The main modules: Adc Pwm Mcl
- The “generated” folder is auto generated by EB\_Project
- The “MCAL” folder is the static code of modules

# Code Integration --- Packing MCAL to SDK

- S32DS: Window -> Preferences -> SDK Management -> Add

.c - S32 Design Studio for ARM



# Code Integration --- Packing MCAL to SDK

**New SDK**

SDK location must not be empty

Name: S32K14X\_MCAL (1)

Version: 4.3.1\_RTM\_1.0.0\_P1 (2)

Description: SW32K14-SMCL431-RTMC-1.0.0\_P1 (3)

Environment

Variable: \_4.3.1\_RTM\_1.0.0\_P1\_PATH (Not set)

Location: Change...

Name	Sel	Co

OK Cancel

**Change SDK Location**

Selected folder contains more than 1000 files.  
It will take a lot of time to populate them.

Define new variable: S32K14X\_MCAL\_4.3.1\_RTM\_1.0.0\_P1\_PATH

Location: C:\NXP\AUTOSAR\S32K14X\_MCAL4\_3\_RTM\_1\_0\_0\eclipse\plugins

Variable... (1) Browse...

Select system variable

Location:

(?) OK (2) Cancel


# Code Integration --- Packing MCAL to SDK

The image illustrates the process of packing MCAL code into an SDK through a series of steps:

- Step 1:** A "New SDK" dialog box is shown with fields for Name, Version, Description, Environment, Variable, and Location. The "Name" field contains "S32K14X\_MCAL".
- Step 2:** The "Sources" tab of the IDE shows a tree view of the project structure. The "src" folder under "generate\_PC" is selected.
- Step 3:** A context menu is opened over the selected files, and the "Add" option is chosen.
- Step 4:** The "Sources" tab shows the selected files being added to the project.
- Step 5:** The "Headers" tab is selected, and the "generate\_PC" folder is expanded to show the "include" sub-folder.
- Step 6:** The "Defined symbols" tab is shown, and the symbol "AUTOSAR\_OS\_NOT\_USED" is added to the list.
- Step 7:** The "OK" button is clicked to confirm the changes.

# Code Integration --- New Project(S32DS)

- Select MCAL in SDKs items



# Code Integration --- Project Properties

- Header file include and Macro define
- M1: Select Project and right click -> Properties
- M2: Menu -> Project -> Properties
- M3: Dashboard -> Project settings/Build settings
- Then, C/C++ Build -> Settings -> Tool Settings -> Standard S32DS C Compiler -> Preprocessor/Includes

# Code Integration --- Project Properties

The screenshot illustrates the configuration of project properties in an IDE. The Project Explorer on the left shows the project structure, with 'Motor: Debug' selected. The 'Properties' menu is open, and the 'Settings' dialog is displayed. The 'Settings' dialog shows the 'C/C++ Build' settings for the 'Debug\_FLASH' configuration. The 'Tool Settings' tab is active, showing the 'Standard S32DS C Compiler' settings. The 'Includes' section is expanded, showing a list of include paths. The 'Defined symbols (-D)' section is also expanded, showing a list of symbols including 'AUTOSAR\_OS\_NOT\_USED'. Red boxes and lines highlight the 'Properties' menu, the 'Settings' dialog, and the 'Includes' and 'Defined symbols' sections.

**Project Explorer:**

- Motor: Debug
- Binaries
- Includes
- MCAL
- Middleware
- Project\_Settings
- generated
- include

**Properties Menu:**

- New
- Go Into
- Compare With
- Configure
- Source
- Properties

**Settings Dialog:**

- Configuration: Debug\_FLASH [ Active ]
- Tool Settings
- Build Steps
- Build Artifact
- Binary Parsers
- Error

**Standard S32DS C Compiler Settings:**

- Includes
  - Include paths (-I)
    - "\${ProjDirPath}/include"
    - "\${ProjDirPath}/board"
    - "\${ProjDirPath}/output/include"
    - "\${ProjDirPath}/MCAL/Adc/include"
    - "\${ProjDirPath}/MCAL/Base/include"
    - "\${ProjDirPath}/MCAL/Can/include"
    - "\${ProjDirPath}/MCAL/CanIf/include"
- Defined symbols (-D)
  - ARMCM33 DSP FP
  - AUTOSAR\_OS\_NOT\_USED
  - USE\_SW\_VECTOR\_MODE

# Code Integration --- Compile Resource Configurations

- Add/Remove source file(\*.c) to/from compile target
- M1(Add/Remove): Select Project and right click -> Build Configurations Explorer
- M2(Add/Remove): Select File/Folder and right click -> build path -> Add to/Remove from -> Debug/Release/Debug\_RAM
- M3(Remove): Select File/Folder and right click -> Resource Configurations -> Exclude from Build

## Debug/Tuning --- Run

- Enable 12V Power Plugin, Led in yellow(default)
- Press SW2/SW3, Led flash in yellow(calibration) and then turn to green(align)
- Red color means error happened, press SW2 and SW3 at the same time to clear error
- In running mode, press SW2/SW3 to speed up/speed down
- In running mode, press SW2 and SW3 at the same time to stop

# Debug/Tuning --- FreeMASTER/MCAT

- Speed control, show real speed/current dynamically and many other useful function

The screenshot displays the FreeMASTER software interface for a PMSM sensorless control project. The main window shows the MCAT tool, which provides a block diagram of the motor control system. The diagram includes a speed reference input ( $\omega_{REQ}$ ) that can be a ramp or a constant value, followed by a PI controller with anti-windup (PI w/ AW), a low-pass filter (LPF), and another PI controller with anti-windup. The output is converted to dq coordinates and then to abc coordinates for the SVM (Space Vector Modulation) block, which drives the VSI (Voltage Source Inverter). Feedback loops include current feedback ( $i_{FBCK}$ ), speed feedback ( $\omega_{FBCK}$ ), and position feedback ( $\theta_{FBCK}$ ). Estimation blocks include an Angle Tracking Observer and a Back EMF Observer, which provide estimated speed ( $\omega_{EST}$ ) and position ( $\theta_{EST}$ ) for sensorless control. A Sensor SW Switch block is also present for sensor-based control.

Below the diagram, a text box explains the MCAT tool: "Motor Control Application Tuning tool. The MCAT is intended to be used as a tool for real-time tuning and debugging of PMSM industrial applications. Parameters of the Field Oriented Control structure are estimated by MCAT based on the dynamic requirements and system parameters. Right PI controller parameters lead to desirable behavior of the motor quantities. The static configuration of the tuned system can be stored in an external header file. Connecting and tuning a new electric drive setup becomes easier with a Control Structure tab which offers the possibility to split the control structure and allows controlling the motor at different levels of cascade control structure."

At the bottom of the interface, a Variable Watch table is visible:

Name	Value	Unit	
Speed Required	?	[Rpm]	1000

# Appendix

- NXP\_AUTOSAR\_MCAL开发环境搭建引导\_S32K14x系列.pdf
- NXP\_MCAL结构概览\_S32K1系列.pdf
- EB\_Tresos入门指南.pdf
- MCAL配置指导\_电机控制双电阻采样.pdf
- S32DS创建自己的SDK.pdf
- 使用S32DS集成MCAL.pdf



SECURE CONNECTIONS  
FOR A SMARTER WORLD

[www.nxp.com](http://www.nxp.com)