## FS2400

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver Rev. 1 — 14 June 2023 Preliminary of

Preliminary data sheet **CONFIDENTIAL** 



### **Document information**

| Information | Content   |
|-------------|---|
| Keywords    | Fail-safe system basis chip, SMPS, LDO, CAN FD transceiver, ultra-wide band (UWB), Near Field Communication (NFC), Bluetooth low energy (BLE) devices, small applications, low power  |
| Abstract    | The FS2400 is a family of automotive safety system basis chip devices with multiple power supplies designed to support secure car-access application while maintaining flexibility to fit other small applications requiring low power and CANFD communication. |



Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 1 General description

FS2400 is a family of automotive safety system basis chip (SBC) devices with multiple power supplies designed to support secure car access application using ultra-wide band (UWB), near-field communication (NFC) and Bluetooth Low Energy (BLE) devices. The FS2400 can also fit other small applications requiring low power and CANFD communication.

This family of devices supports a wide range of applications, offering choice of output voltage settings, physical interface, integrated system-level features to address low-power and noise-sensitive applications with Automotive Safety Integrity Levels (ASIL) up to ASIL B.

The FS2400 integrates a battery-connected switched-mode regulator (V1) and a battery-connected linear regulator (V3) to supply microcontroller, communication devices and others. V1 offers a high-performance switching regulator capable of operating in Pulse Frequency Modulation (PFM) mode and Force Pulse Width Modulation (FPWM) mode. The mode of operation can be changed using WAKE pins to optimize noise management.

The FS2400 is developed in compliance with the ISO 26262:2018 standard. It includes enhanced safety features, with fail-safe output, becoming part of a full safety-oriented system, covering ASIL B safety integrity level.

The FS2400 is offered in a 5 mm x 5 mm 32-Ld HVQFN package with wettable flanks.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 2 Features and benefits

#### Operating range

- 40 V DC maximum input voltage
- Low-power OFF mode with very low sleep current and multiple wake-up sources
- Low-power ON mode with HVBUCK (V1) active, HVLDO (V3) selectable by OTP and multiple wake-up sources

#### Power supplies

- V1: High-voltage synchronous buck converter with integrated FETs. Configurable output voltage (1.9 V to 5 V) and switching frequency, output DC current capability up to 400 mA and PFM mode for Low-power ON mode operation
- V3: High-voltage LDO regulator for microcontroller I/O support with selectable output voltage between 3.3 V or 5 V and up to 150 mA current capability

#### System support

- One CAN FD 5M following IEC 62228-3 2019 edition
- Four wake-up inputs (40 V capable): WAKEx pins, HVIO1 pin, CANFD or SPI activity
- · Hardware ID detection capability
- One high-voltage I/O with wake-up capability (40 V capable): HVIO1
- Device control via 32 bits SPI interface, with CRC
- · Integrated long duration timer (LDT) and analog multiplexer (AMUX)

#### Functional safety

- Developed following ISO 26262:2018 standard to fit for ASIL B applications
- · Internal monitoring circuitry with its own reference.
- · Additional input for external voltage monitoring
- · Window or timeout watchdog function to monitor the MCU software failure
- · Analog built-in self-test (ABIST) on demand
- Safety outputs (RSTB, LIMP0)
- Safety input to monitor external IC state (ERRMON)

### Configuration and enablement

- HVQFN32EP: QFN, 32 pins with exposed pad for optimized thermal management, wettable flanks, 5 x 5 x 0.85 mm, 0.5 mm pitch
- · Permanent device customization via one time programmable (OTP) fuse memory
- OTP emulation mode for system development and evaluation

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 3 Applications

- UWB anchors
- NFC anchors
- BLE anchors
- Combo anchors (UWB + BLE)
- UWB radar
- All small applications requiring low power and CAN FD
- UWB master anchors


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 4 Ordering information

This section describes the part numbers available to be purchased along with their main differences. It also describes how the part number reference is built.

### 4.1 Part numbers definition

Figure 1 describes how the FS24 part numbers are built.



Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 4.2 Part numbers list

Table 1. Orderable parts example

| Part number        | Description  | Fit for<br>ASIL | LDT    | RSTB | LIMP0 | VMON<br>(1, 3) | VMON_EXT | Watchdog | Cyclic<br>CRC check | RSTB<br>8 sec timer | ABIST  | Package |
|--------------------|--|-----------------|--------|------|-------|----------------|----------|----------|---------------------|---------------------|--------|---------|
| PFS2400<br>AVMAxES | QM without<br>LDT                                      | QM              | No     | Yes  | Yes   | Yes            | No       | Option   | No                  | No                  | No     | HVQFN32 |
| PFS2401<br>AVMAxES | QM with LDT  | QM              | Yes    | Yes  | Yes   | Yes            | No       | Option   | No                  | No                  | No     | HVQFN32 |
| PFS2400<br>AVBAxES | ASIL B<br>without LDT                                  | В               | No     | Yes  | Yes   | Yes            | Option   | Yes      | Yes                 | Yes                 | Yes    | HVQFN32 |
| PFS2401<br>AVBAxES | ASIL B<br>with LDT                                     | В               | Yes    | Yes  | Yes   | Yes            | Option   | Yes      | Yes                 | Yes                 | Yes    | HVQFN32 |
| PFS2400<br>AVBA0ES | Default<br>Blank OTP<br>partnumber                     | В               | Option | Yes  | Yes   | Yes            | Option   | Option   | Option              | Option              | Option | HVQFN32 |
| PFS2400<br>AVMA1ES | Default<br>Ranger 5 OTP<br>configuration<br>partnumber | QM              | No     | Yes  | Yes   | Yes            | No       | Yes      | No                  | No                  | No     | HVQFN32 |


#### Note:

Exact part numbers and options will be defined.

A0 parts are non-programmed OTP configurations. Preprogrammed OTP configurations are managed through part number extension. For a custom OTP configuration, contact a local NXP sales representative.


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 5 Block diagram




### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 5.1 Internal block diagram




Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 5.2 Simplified application diagram




### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 6 Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 2. Pin description

| Pin | Pin name   | Туре                 | Description  |  |  |  |
|-----|------------|----------------------|--|--|--|--|
| 1   | WAKE3/HID1 | Analog input         | Wake up input 3 / Hardware ID 1  |  |  |  |
| 2   | V3_IN      | Analog input         | V3 regulator input voltage   |  |  |  |
| 3   | V3         | Analog output        | V3 regulator output voltage  |  |  |  |
| 4   | VCC5CAN    | Analog input         | CAN input supply pin   |  |  |  |
| 5   | CANH       | Analog input/output  | CAN bus. CAN High  |  |  |  |
| 6   | CANL       | Analog input/output  | CAN bus. CAN Low   |  |  |  |
| 7   | GNDCAN     | Ground               | CAN bus ground   |  |  |  |
| 8   | HVIO1      | Digital input/output | High-voltage IO 1, with wake-up capability                               |  |  |  |
| 9   | CANTXD     | Digital input        | Transceiver input from the MCU, which controls the state of the CAN bus. |  |  |  |
| 10  | CANRXD     | Digital output       | Receiver output, which reports the state of the CAN bus to the MCU.      |  |  |  |
| 11  | DEBUG      | Analog input         | Debug mode entry and OTP input supply                                    |  |  |  |
| 12  | VDIG       | Analog output        | Internal digital supply  |  |  |  |
| 13  | GND_IO     | Ground               | IOs ground connection  |  |  |  |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 2. Pin description...continued

| Pin | Pin name   | Туре                 | Description  |  |
|-----|------------|----------------------|--|--|
| 14  | MISO       | Digital output       | SPI bus. Master Input Slave Output   |  |
| 15  | MOSI       | Digital input        | SPI bus. Master Output Slave Input   |  |
| 16  | SCK        | Digital input/output | SPI bus. Clock input   |  |
| 17  | CSB        | Digital input/output | SPI bus. Chip Select (active low)  |  |
| 18  | RSTB       | Digital input/output | Reset input/output. Active low. The main function is to reset the MCU. Reset input voltage is monitored in order to detect external reset and fault condition. |  |
| 19  | INTB       | Digital output       | Interrupt output   |  |
| 20  | PGND       | Ground               | Power ground connection (V1 HVBUCK)  |  |
| 21  | V1_SW      | Analog input/output  | Switching node (V1 HVBUCK)   |  |
| 22  | V1_IN      | Analog input         | V1 regulator input voltage   |  |
| 23  | BOOT       | Analog input/output  | V1 bootstrap capacitor (V1 HVBUCK)   |  |
| 24  | LIMP0/GPO  | Digital output       | LIMP home-mode output 0. Active low (high by default) / general-purpose output   |  |
| 25  | VMON_EXT   | Analog input         | External voltage monitoring input  |  |
| 26  | VBOS       | Analog output        | Best of supply output voltage  |  |
| 27  | V1         | Analog output        | V1 regulator output voltage  |  |
| 28  | VDDIO      | Analog input         | Input voltage for SPI and AMUX   |  |
| 29  | AMUX       | Analog output        | Multiplexed output to be connected to an MCU ADC with selection of the analog parameter though SPI.  |  |
| 30  | NC         | Not connected        | Not connected  |  |
| 31  | VSUP       | Analog input         | Power supply of the device   |  |
| 32  | WAKE2/HID0 | Analog input         | Wake-up input 2 / Hardware ID 0  |  |

### 6.2.1 Connection of unused pins

Table 3. Connection of unused pins

| Pin | Pin name   | Туре                 | Description   |  |
|-----|------------|----------------------|---|--|
| 1   | WAKE3/HID1 | Analog input         | Open (WAKE3PUPD_OTP = 01)   |  |
| 2   | V3_IN      | Analog input         | Grounded  |  |
| 3   | V3         | Analog output        | Grounded or open  |  |
| 4   | VCC5CAN    | Analog input         | Grounded  |  |
| 5   | CANH       | Analog input/output  | Open  |  |
| 6   | CANL       | Analog input/output  | Open  |  |
| 7   | GNDCAN     | Ground               | Connection mandatory  |  |
| 8   | HVIO1      | Digital input/output | Open (HVIO1PUPD_OTP = 01)   |  |
| 9   | CANTXD     | Digital input        | Open (4VIO 1POPD_OTP = 01)  Open (200 kΩ internal pull up to VDDIO) |  |
| 10  | CANRXD     | Digital output       | Open (push-pull structure)  |  |
| 11  | DEBUG      | Analog input         | Connection mandatory to GND in application mode                     |  |
| 12  | VDIG       | Analog output        | Connection mandatory  |  |
| 13  | GND_IO     | Ground               | Connection mandatory  |  |
| 14  | MISO       | Digital output       | Open  |  |
| 15  | MOSI       | Digital input        | Open (200 kΩ internal pull up to VDDIO)                             |  |
| 16  | SCK        | Digital input/output | Connection mandatory  |  |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 3. Connection of unused pins...continued

| Pin | Pin name   | Туре                 | Description               |
|-----|------------|----------------------|---------------------------|
| 17  | CSB        | Digital input/output | Connection mandatory      |
| 18  | RSTB       | Digital input/output | Connection mandatory      |
| 19  | INTB       | Digital output       | Open                      |
| 20  | PGND       | Ground               | Connection mandatory      |
| 21  | V1_SW      | Analog input/output  | Connection mandatory      |
| 22  | V1_IN      | Analog input         | Connection mandatory      |
| 23  | воот       | Analog input/output  | Connection mandatory      |
| 24  | LIMP0/GPO  | Digital output       | Open                      |
| 25  | VMON_EXT   | Analog input         | GND                       |
| 26  | VBOS       | Analog output        | Connection mandatory      |
| 27  | V1         | Analog output        | Connection mandatory      |
| 28  | VDDIO      | Analog input         | Connection mandatory      |
| 29  | AMUX       | Analog output        | Open                      |
| 30  | NC         | Not connected        | Open                      |
| 31  | VSUP       | Analog input         | Connection mandatory      |
| 32  | WAKE2/HID0 | Analog input         | Open (WAKE2PUPD_OTP = 01) |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 7 Functional description

The FS24 device has one main state machine. The main state machine manages the power management, the Low-power modes, and the wake-up sources. It also manages the monitoring of the power management, the monitoring of the MCU and the monitoring of an external IC.

In parallel, an INIT state machine is implemented to manage the INIT state of the device. This state is used for the configuration of the device per SPI.

The safety pins RSTB and LIMP0 are managed independently of on another, in parallel of the main state machine.

### 7.1 Main state machine description

The FS24 starts when VBOS >  $V_{BOS\_POR}$  and  $V_{DIG\_OV}$  >  $V_{DIG\_POR}$ . VBOS is the first supply to start. The internal 1.6 V supply of the digital circuitry, VDIG, is generated from VBOS. When VBOS >  $V_{BOS\_UV}$ , the high power (HP) analog circuitry is enabled and the OTP registers content is loaded into mirror registers. When VSUP >  $V_{SUP\_UVH}$ , the power-up sequence starts in Slot 0, with V1 (HVBUCK) at least, and power-up sequencing follows the OTP programming for V3 (HVLDO).

During the power-up sequence, if VBOS <  $V_{BOS\_UV}$ , the device goes to Fail-safe mode and all regulators are disabled. If an overvoltage or an overtemperature is detected, the device goes to fail-safe, depending on the OTP configuration.

When the power up is finished, the main state machine is in Normal mode. Normal mode is the application running mode and  $V_{SUP\_UVH}$  has no effect even if  $VSUP < V_{SUP\_UVH}$ , except generating an interruption. If  $VBOS < V_{BOS\_UV}$ , the device goes to Fail-safe mode. See <u>Figure 10</u> for the minimum operating voltage.

The device can go to Low-power modes via an SPI command from the MCU. A GO2LPOFF command starts the power-down sequence to go in LPOFF mode. A GO2LPON command will start the power-down sequence to go in LPON mode. The device goes in Low-power mode after the power-down sequence. During power-down sequence, the device stops all the regulators in the reverse order of the power-up sequence. In case the device goes in LPON, V1 regulator is kept ON but switches from FPWM to PFM mode.


In case of loss of VBOS (VBOS <  $V_{BOS\_UV}$ ), the device goes directly to Fail-safe mode without power-down sequence.

In case of overvoltage detection, or thermal shutdown detection (TSD) on a regulator, depending on OTP configuration, or when the fault error counter reaches its maximum value, the device stops and goes directly to Fail-safe mode without power-down sequence.

Exit of Fail-safe mode is only possible after  $T_{FS\_DUR}$  (autoretry feature, configurable by OTP at 100 ms or 4 s). After this delay, depending on FS\_LPOFF\_OTP bit, the device restarts or goes in LPOFF mode.


#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 7.2 Simplified functional state diagram



Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 7.3 INIT state machine



At power-on reset (POR), the device is automatically in INIT state. In this state, the INIT registers (FS\_I\_xxxxx) are available for writing and configuring the device safety features and reactions. The cyclic CRC check that protects these registers is disabled. Also in this mode, the watchdog period can be configured as infinite, which is equivalent to disabling the watchdog, for MCU programming for example. See Section 7.6.

Initialization should be done within 256 ms after RSTB release to avoid watchdog errors. Initialization phase is closed by first correct watchdog refresh. The INIT registers, as well as the infinite watchdog period configuration, are then protected against write access. The cyclic CRC check on the INIT registers is activated, and occurs every 5 ms.

The INIT state can be accessed again from Normal mode by sending a GO2INIT request by SPI. If the device goes in LPON or LPOFF or Fail-safe mode while in INIT state, the device stays in INIT state, which can lead to misconfiguration of the device. It is recommended to read the INIT\_S status bit in M\_STATUS register before going to LPON or LPOFF mode, and to go only if the device is no longer in INIT state.

#### 7.4 Power sequencing


V1 is the first regulator to start automatically in Slot 0, then V3 regulator and HVIO1 (if configured) start following the OTP power sequencing configuration. Three slots are available, from SLOT\_0 to SLOT\_2, to program the start-up sequence of V3 regulator, as well as HVIO1 release or assertion. A power-up slot lasts 500 µs.


The power-up sequence starts at SLOT\_0 toward SLOT\_2. The power-down sequence is executed in reverse order, starting at SLOT\_2 toward SLOT\_0.

All regulators not assigned in any slot are not started during the power-up sequence. These regulators can be started later when the main state machine is in Normal mode with an SPI command to write in M\_REG\_CTRL register if they were enabled by OTP.

FS2400

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver






Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 7.5 Debug and OTP modes

The FS24 enters Fail-safe Debug mode when DBG pin voltage  $V_{DBG} > V_{DBG\_MODE}$  before M4 state. It is recommended to connect the DBG pin to the VBOS pin through a diode ( $V_{DBG} = V_{BOS} - Vd \approx 4.3 V$ ). The Debug mode disables the watchdog (period configured as infinite), the RSTB 8 s timer, the Fail-safe mode entry via the fault error counter. In Debug mode, CAN transceiver is set to active mode by default.

The FS24 enters OTP mode when  $V_{DBG} > V_{OTP\_MODE}$  before M4 state . It is recommended to apply  $V_{OTP\_MODE}$  with an external power supply at the DBG pin before applying  $V_{SUP}$ . In this case, the diode protects VBOS.  $V_{OTP\_MODE}$  shall be equal to 7.95 V for OTP programming process.



#### 7.5.1 Electrical characteristics

Table 4. Electrical characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                | Parameter                                       | Min  | Тур  | Max  | Unit |
|-----------------------|---|------|------|------|------|
| Debug mode            | 0 2 7 2   |      |      |      |      |
| V <sub>DBG_MODE</sub> | Voltage to apply at DBG pin to enter Debug mode | 3.5  | 4.5  | 5.5  | V    |
| T <sub>DBG_MODE</sub> | Debug mode entry filtering time                 | 4    | 5.5  | 7    | us   |
| V <sub>OTP_MODE</sub> | Voltage to apply at DBG pin to program the OTP  | 7.75 | 7.95 | 8.15 | V    |
| T <sub>OTP_MODE</sub> | OTP mode entry filtering time                   | 4    | 5.5  | 7    | us   |
| I <sub>DBG</sub>      | DBG pin input current consumption               | -    | -    | 30   | μA   |

### 7.6 MCU programming

MCU programming can be done at any time. To prevent any watchdog error detection and RSTB pin assertion while programming, the watchdog period should be extended (up to 16384 ms) or set as infinite (window is fully opened). If the watchdog is not disabled, the user must refresh it during the MCU programming.

To disable the watchdog, NXP advises the user to start the device in Debug mode by applying the correct voltage to the DEBUG pin before M4 state.

### 7.7 Best of supply (BOS)

### 7.7.1 Functional description

The VBOS regulator manages the best of supply from VSUP or V1 to efficiently generate 5 V output to supply the internal biasing of the device, in all device modes. VBOS is also the supply of V1 High-Side and Low-Side gate drivers.

VBOS undervoltage may not guarantee the full functionality of the device. Consequently, V<sub>BOS\_UV</sub> detection powers down the device by going into fail-safe state.

FS2400

All information provided in this document is subject to legal disclaimers.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

VBOS is composed of two regulators implemented in parallel: VBOS\_HP used to supply the HP analog internal biasing, and VBOS\_LP used to supply the internal biasing in Low-power modes. Both VBOS\_LP and VBOS\_HP are supplied by VSUP pin.


At power up, VBOS\_LP is automatically enabled. VBOS\_HP is enabled when the HP analog circuitry is enabled (State #M2).

In LPON mode, VBOS can be connected to V1 (VBOS2V1 switch closed) to optimize the efficiency. This way, the current consumption beneficiate from the VBAT to V1 ratio and is reduced. This function is enabled or disabled by OTP using VBOS2V1 SW LP EN OTP bit.

When waking up from LPON mode, VBOS transition to VBOS LP than immediately to VBOS HP.

In LPOFF mode, only VBOS LP is enabled.

The behavior of the VBOS regulator is summarized in Figure 13.



### 7.7.2 Best of supply (BOS) electrical characteristics

Table 5. Best of supply electrical characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP =  $V_{SUP\_UVH}$  to 40 V, unless otherwise specified. All voltages referenced to ground."

| Symbol                 | Parameter   | Min | Тур | Max | Unit |
|------------------------|---|-----|-----|-----|------|
| Static electrical char | acteristics   |     |     |     |      |
|                        | Best of supply high-power output voltage  | -   | 5   | -   | V    |
| $V_{BOS}$              | Best of supply low-power output voltage (when not connected to V1 HVBUCK regulator) | -   | 4.7 | -   | V    |
| V <sub>BOS_UV</sub>    | V <sub>BOS</sub> undervoltage threshold in Normal mode                              | 3.2 | 3.3 | 3.4 | V    |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 5. Best of supply electrical characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP =  $V_{SUP\_UVH}$  to 40 V, unless otherwise specified. All voltages referenced to ground."

| Symbol                   | Parameter   | Min  | Тур             | Max | Unit |
|--------------------------|---|------|-----------------|-----|------|
| V <sub>BOS_POR_UVL</sub> | V <sub>BOS</sub> power-on reset threshold on falling edge                                 | 2.5  | 2.65            | 2.8 | V    |
| V <sub>BOS_POR_UVH</sub> | V <sub>BOS</sub> power-on reset threshold on rising edge                                  | 2.9  | 3.05            | 3.2 | V    |
| V <sub>BOS_HP_DROP</sub> | Maximum $V_{BOS\_HP}$ dropout voltage<br>(VSUP = 4 V, $I_{BOS}$ = 5 mA, VBOS = 3.4 V)     | -    |                 | 600 | mV   |
| V <sub>BOS_SW_V1</sub>   | V <sub>BOS</sub> to V1 switch dropout voltage<br>(V1 = 3.3 V, I <sub>BOS</sub> = 5 mA)    | -    | 20-0            | 200 | mV   |
| Dynamic electrical cha   | aracteristics   |      |                 | )   |      |
| T <sub>BOS_UV</sub>      | V <sub>BOS_UV</sub> filtering time  | 0.13 | 1               | 3.1 | μs   |
| T <sub>BOS_POR</sub>     | V <sub>BOS_POR</sub> filtering time   | 0.13 | .01             | 3.1 | μs   |
| T <sub>BOS_START</sub>   | $V_{BOS}$ low power starting time (VSUP = 5.2V, $C_{OUT\_BOS}$ = 1 $\mu$ F, VBOS = 2.6 V) | Ch1  | <del>7</del> 0× | 500 | μs   |
| External components      | 0' E Y E  | 0    | /               |     |      |
| C <sub>OUT_BOS</sub>     | Effective output capacitor  | -    | 1               | -   | μF   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 8 Limiting values

### Minimum and maximum ratings

### Table 6. Limiting values

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 1.8 V to 5 V, unless otherwise specified. All voltages referenced to ground, unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Symbol  | Description (Rating)  | Min  | Max            | Unit |
|---|---|------|----------------|------|
| Voltage ratings                                     |   |      |                |      |
| WAKE2/HID0, WAKE3/HID1, LIMP0, HVIO1                | Global pins   | -0.3 | 40             | V    |
| V1_IN, VSUP, V3_IN                                  | Global supply input pins  | -1   | 40             | V    |
| CANH, CANL  | Global communication pins   | -33  | 40             | V    |
| воот  | High-voltage pin/local pin  | -0.3 | 45             | V    |
| V1_SW, VMON_EXT                                     | High-voltage pins/local pins  | -0.3 | 40             | V    |
| DEBUG   | Debug pin to enter in Debug mode; should be grounded in the application | -0.3 | 10             | V    |
| V1,V3, VCC5CAN                                      | Local pins  | -0.3 | 5.6            | V    |
| VDDIO, VBOS, AMUX                                   | Local pins  | -0.3 | 5.5            | V    |
| CANRXD, CANTXD, MISO,<br>MOSI, SCK, CSB, RSTB, INTB | Local pins  | -0.3 | VDDIO<br>+ 0.3 | V    |
| VDIG  | Local pin   | -0.3 | 2              | V    |
| GND_IO, PGND, GNDCAN                                | Ground pins   | -0.3 | 0.3            | V    |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 9 Static characteristics

#### Table 7. Static characteristics

| Table 7. Static C                | indiacter is ties   |      |     |      |
|----------------------------------|---|------|-----|------|
| Symbol                           | Description (Rating)  | Min  | Max | Unit |
| ESD ratings                      |   | 47   | 1   |      |
| Human body mo                    | del: AEC-Q100 Rev H.  |      |     |      |
| V <sub>ESD_HBM</sub>             | All pins  | -2   | 2   | kV   |
| V <sub>ESD</sub> _<br>GLOBAL_HBM | Global pins (VSUP, Vx_IN, LIMP0, WAKEx, HVIO1)  | -4   | 4   | kV   |
| V <sub>ESD_CAN_HBM</sub>         | CAN bus interface pins (CANH, CANL)   | -8   | 8   | kV   |
| Charged Device                   | model   |      |     |      |
| V <sub>ESD_CDM</sub>             | All pins, per AEC-Q100 rev H  | -500 | 500 | V    |
| V <sub>ESD_CDM_c</sub>           | Pins 1, 8, 9, 16, 17, 24, 25, 32  | -750 | 750 | V    |
| Gun discharged                   | contact Test  |      |     |      |
| V <sub>ESD_GUN1</sub>            | $330~\Omega/150~\mathrm{pF}$ unpowered according to IEC 61000-4-2 Global pins and bus interface pins          | -8   | 8   | kV   |
| V <sub>ESD_GUN2</sub>            | $2~k\Omega/150~pF$ unpowered according to ISO 10605:2008 Global pins and bus interface pins                   | -8   | 8   | kV   |
| V <sub>ESD_GUN3</sub>            | $2~k\Omega/330~pF$ powered, GND connected, according to ISO 10605:2008 Global pins and bus interface pins     | -8   | 8   | kV   |
| V <sub>ESD_GUN4</sub>            | 330 $\Omega$ /150 pF unpowered, GND connected, according to ISO 10605:2008 Global pins and bus interface pins | -8   | 8   | kV   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 10 Thermal characteristics

Table 8. Thermal ratings


| Symbol               | Description (Rating)                              | Min | Max | Unit |
|----------------------|---|-----|-----|------|
| Thermal ratings      |   | 4.7 |     |      |
| T <sub>A</sub>       | Ambient temperature                               | -40 | 115 | °C   |
| T <sub>J</sub>       | Junction temperature                              | -40 | 150 | °C   |
| T <sub>STG</sub>     | Storage temperature                               | -55 | 150 | °C   |
| Thermal resistance ( | per JEDEC JESD51-9)                               |     |     |      |
| $R_{\theta JA}$      | Thermal resistance junction to ambient (2s2p)     | 16  | 40  | °C/W |
| $\Psi_{JT}$          | Thermal resistance junction to package top (2s2p) | 90- | 4.4 | °C/W |
| $R_{	hetaJC}$        | Thermal resistance junction to case (1s)          | -   | 9   | °C/W |

Preliminary data sheet

CONFIDENTIAL

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 11 Application information



Optional components depend on the application EMC and battery voltage ISO 7637-2 pulses requirements.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 12 EMC compliancy

The FS24 EMC performance is verified against BISS generic IC EMC Test Specification version 2.0 from 07.2012 and FMC1278 Rev3 Electromagnetic Compatibility Specification for Electrical/Electronic Components and Subsystems from 2018.

In addition, EMC performance is verified against SAE J2962-2 (2019) and IEC 62228-3 (2019) for CAN performances.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 13 Operating range and current consumption

### 13.1 Supply voltage

Electrical characteristics

Table 9. Supply voltage


 $TA = -40 \,^{\circ}\text{C}$  to 115  $^{\circ}\text{C}$ , unless otherwise specified. VSUP from 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                | Parameter  | Min                  | Тур   | Max  | Unit |
|-----------------------|--|----------------------|-------|------|------|
| Device power          | supply   |                      | , 7   | 74   |      |
| V <sub>SUP</sub>      | Device input supply voltage  | V <sub>SUP_UVH</sub> | 7 - ( | 40   | V    |
| V <sub>SUP_OV</sub>   | VSUP overvoltage threshold   | 20                   | 7.0   | 22   | V    |
| V <sub>SUP_UVHL</sub> | VSUP undervoltage rising threshold, low configuration VSUP_UVTH_OTP = 0  | 4.5                  | 4.7   | 4.9  | V    |
| V <sub>SUP_UVHH</sub> | VSUP undervoltage rising threshold, high configuration VSUP_UVTH_OTP = 1 | 5.5                  | 5.7   | 5.9  | V    |
| V <sub>SUP_UVLL</sub> | VSUP undervoltage falling threshold (VSUP_4P7_I flag)                    | 4.5                  | 4.7   | 4.9  | V    |
| V <sub>SUP_UVLH</sub> | VSUP undervoltage falling threshold (VSUP_5P7_I flag)                    |                      | 5.7   | 5.9  | V    |
| $T_{SUP\_OV}$         | V <sub>SUP_OV</sub> filtering time                                       | 6                    | 10    | 15   | us   |
| T <sub>SUP_UV</sub>   | V <sub>SUP_UVL</sub> filtering time                                      | 6                    | 10    | 15   | us   |
| Internal digital      | supply   | /                    |       |      |      |
| $V_{DIG}$             | Device digital supply voltage  | 1.55                 | 1.6   | 1.65 | V    |
| $V_{DIG}_{OV}$        | VDIG overvoltage threshold   | 1.85                 | 2     | 2.15 | V    |
| T <sub>DIG_OV</sub>   | V <sub>DIG_OV</sub> filtering time                                       | 0.13                 | 1     | 3.1  | us   |
| $V_{DIG\_POR}$        | POR VDIG power-on reset threshold on falling edge                        |                      | 1.41  | 1.47 | V    |
| T <sub>DIG_POR</sub>  | T <sub>DIG_POR</sub> V <sub>DIG_POR</sub> filtering time                 |                      | 1     | 3.1  | us   |
| Interface supp        | ly pins  |                      |       | •    |      |
| $V_{DDIO}$            | VDDIO supply voltage range   | 1.8                  | -     | 5.5  | V    |

The  $V_{SUP\_OV}$  comparator triggers a flag in the SPI mapping for MCU diagnostic to indicate a load dump happened but has no direct action to the safety pins (RSTB, LIMP0).

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 13.2 Operating range



- VSUP > 28 V: potential thermal limitation (risk of TSD detection)
- VSUP > 18 V: extended high-voltage transient operation (Load dump)
- VSUP < 5.5 V: linear regulator needs a minimum of 5.5 V input when configured to deliver 5 V output. AMUX,</li>
   CAN and IO specified for VSUP > 5.5 V
- VSUP < VBOS\_UV in LPOFF mode: wake-up capability of the device is not guaranteed anymore, risk of POR
- VSUP < V1UV\_LP in LPON mode: undervoltage detected on V1 in LPON mode leads the device to Fail-safe mode, with all regulators OFF
- VSUP < VBOS UV in NORMAL mode: the device goes to Fail-safe mode, with all regulators OFF

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 13.3 Current consumption

Electrical characteristics

Table 10. Current consumption

 $TA = -40 \,^{\circ}\text{C}$  to 115  $^{\circ}\text{C}$ , unless otherwise specified. VSUP from  $V_{SUP\_UVH}$  to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol              | Parameter  | Min   | Тур | Max | Unit |
|---------------------|--|-------|-----|-----|------|
| Quiescent curre     | ent  |       |     | 74  |      |
| I <sub>NORMAL</sub> | Current in Normal mode  • V1 in Force PWM mode  • V3 enabled  • CAN in Wake-up mode  • V1 output current = 0 mA  • V3 output current = 0 mA  • WAKE pins ignored   | 0/001 | 5   | 10  | mA   |
|                     | Current in Low-power on (LPON) mode  Typical value at Tj=25 °C. Maximum value at Tj = 85 °C  • VSUP = 12 V  • V1 output voltage set ≥ 3.3 V <sup>[1]</sup> • V1 in Pulse Frequency Modulation (PFM) mode  • HVIO1 wake up only | 1-400 | 20  | 40  | μА   |
| I <sub>Q_LPON</sub> | Current in Low-power on (LPON) mode  Typical value at Tj = 25 °C. Maximum value at Tj = 85 °C  • VSUP = 12 V  • V1 output voltage set < 3.3 V  • V1 in Pulse Frequency Modulation (PFM) mode  • HVIO1 wake up only             | 029   | 40  | 60  | μА   |
| IQ_LPOFF_CWK        | Current in Low-power off (LPOFF) mode Typical value at Tj = 25 °C. Maximum value at Tj = 85 °C  • VSUP = 12 V  • V1 off  • V3 off  • V3 connected to V1 output  • HVIO1 wake up only   | -     | 30  | 50  | μА   |

<sup>[1]</sup> In LPON mode, when V1 is equal or superior to 3.3 V, the quiescent current can be reduced by supplying VBOS from V1 (closing VBOS2V1 switch, if configured by OTP). This way, the current consumption beneficiates from the ratio between VBAT and V1 output.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 14 Power management

Table 11. FS24 regulators list

| Regulator | Туре                | Input supply                 | Output range   | Max DC current |
|-----------|---------------------|------------------------------|----------------|----------------|
| V1        | HV Buck regulator   | V1_IN<br>(V1+ 1 V to 40 V)   | 1.9 V to 5.5 V | 400 mA         |
| V3        | HV Linear regulator | V3_IN<br>(V3+500 mV to 40 V) | 3.3 V or 5 V   | 150 mA         |

The FS24 includes two regulators, all supplied in parallel from the battery line.

The FS24 starts when VSUP > V<sub>SUP\_UVH</sub>, with VBOS first, followed by V1 (HVBUCK), and the power-up sequencing from the OTP programming for the remaining regulator V3 (HVLDO).

### 14.1 V1 HVBUCK: High-voltage buck regulator

#### 14.1.1 Functional description

HVBUCK block is a high-voltage, integrated synchronous buck. It can be used to supply the ECU MCU and other local loads inside the ECU.

HVBUCK operates in force PWM or PFM modes and uses internal N-type FETs. The output voltage (1.9 V to 5 V) and the switching frequency (450 kHz or 2.25 MHz) are configurable by OTP. Compensation is ensured by internal circuitry.

The current in the inductor is sensed via the internal FETs, through the High-Side switch when it's turned on and through the Low-Side switch when it's turned on. This information is used to compute an average that is reflecting the output DC current.

HVBUCK operates in PWM when the FS24 is in Normal mode and in PFM when the FS24 is in low-power ON mode (LPON). HVBUCK output voltage can be different in Normal mode and in LPON mode. The voltage ramp-up/down between the normal and the LPON voltages is done in PWM mode.

HVBUCK has current limitation protection features. In PWM mode, HVBUCK has both peak and average current limitations, configurable by OTP. In PFM mode, HVBUCK has a peak current limitation, also configurable by OTP. An overcurrent detection is also implemented on the Low-Side MOSFET, to detect high-negative current in case of output short to the battery.

When HVBUCK current reaches one of its current limitations, V1OC\_I flag is set. The regulator stays enabled but it induces a duty-cycle reduction and therefore an output voltage drop, which could lead to an undervoltage detection (V1UV\_I flag generated).


When  $I_{BUCK}$  current load is higher than 400 mA, V1\_IN shall be above ( $V_{BUCK}$  + ((Max(RLS\_BUCK) + Max(RDCR\_LBUCK))) x  $I_{BUCK}$ ))/0.905 to guarantee HVBUCK output-voltage regulation (4.06 V at  $I_{BUCK}$  = 400 mA with RDCR\_LBUCK = 200 m $\Omega$  and  $V_{BUCK}$  = 3.3 V).

When a thermal shutdown is detected, the regulator is disabled and V1TSD\_I flag is generated.

The HVBUCK output voltage can be modified while running by using the dynamic voltage scaling (DVS) function to adapt to the supplied device needs. This is done by setting the bits of the M\_REG2\_CTRL SPI register.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 14.1.2 Application schematic



#### 14.1.3 Spread spectrum


### 14.1.3.1 Description

The HVBUCK oscillator 20 MHz frequency can be modulated with a triangular or pseudo-random carrier frequency of 19 kHz, with a ±10 % deviation range around the oscillator frequency. The spread-spectrum feature can be selected by SPI. The MOD\_EN bit enables the spread-spectrum feature and the MOD\_CONF bit selects the triangular or pseudo-random modulation. These two bits are in the M\_SYS\_CFG SPI register. By default, the spread-spectrum feature is configured following the OTP configuration.

The main purpose of the spread-spectrum feature is to improve EMC performance by spreading out the energy of the HVBUCK switching frequency.

#### 14.1.3.2 Triangular modulation

The triangular spread spectrum is activated in the M\_SYS\_CFG SPI register by setting the MOD\_EN bit high and the MOD\_CONF bit low. In this configuration, the internal oscillator is modulated with a triangular carrier frequency of 19 kHz with a ±10 % deviation range of the nominal oscillator frequency.



#### 14.1.3.3 Pseudo-random modulation


The pseudo-random triangular spread spectrum is activated in the M\_SYS\_CFG SPI register by setting the MOD\_EN bit high and the MOD\_CONF bit high. In this configuration, the internal oscillator is modulated with a

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

triangular carrier frequency of 19 kHz with ±10 % deviation range of the nominal oscillator frequency, but two random commutations on the carrier slope are added in each half period to increase the spectrum content.



#### 14.1.4 Electrical characteristics

#### Table 12. Electrical characteristics

 $T_A = -40$  °C to 115 °C, unless otherwise specified.  $V_{BUCK} + V_{HDR} < V1\_IN$  pin voltage < 36 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                    | mbol Description  |  | Тур                                    | Max                                    | Unit |
|---------------------------|---|--|--|--|------|
| Static electrical charac  | eteristics  | 7 0                                    |  |  |      |
| V <sub>BUCK_IN_STUP</sub> | Input voltage range during start-up   | 4.6                                    | -                                      | 36                                     | V    |
| V <sub>BUCK_IN</sub>      | V <sub>BUCK_IN</sub> Input voltage range (after start-up) With VBOS = 5 V   |  | -                                      | 36                                     | V    |
| V <sub>BUCK</sub>         | Output voltage in :  Normal mode using VV1_BUCK_OTP and VV1_BUCK_RANGE_OTP OTP registers)  Low-power ON mode using VV1_LP_BUCK_OTP and VV1_BUCK_RANGE_OTP OTP registers)  | 1.9                                    | -                                      | 5                                      | V    |
| V <sub>BUCK_ACCPWM</sub>  | Output voltage accuracy in PWM mode   | -2                                     | -                                      | 2                                      | %    |
| V <sub>BUCK_ACCPFM</sub>  | Output voltage accuracy in PFM mode   | -4                                     | -                                      | 4                                      | %    |
| I <sub>BUCK</sub>         | Maximum output current capability in PWM mode   | 400                                    | -                                      | -                                      | mA   |
| I <sub>BUCK_PFM</sub>     | Maximum output current capability in PFM mode (LPON mode only)  | 100                                    | -                                      | -                                      | mA   |
| R <sub>HS_BUCK</sub>      | High-Side MOSFET RDSON (VBOS = 5 V, including bonding)  | 150                                    | 300                                    | 735                                    | mΩ   |
| R <sub>LS_BUCK</sub>      | Low-Side MOSFET RDSON<br>(VBOS = 5 V, including bonding)  | 150                                    | 300                                    | 735                                    | mΩ   |
| R <sub>BUCK_DIS</sub>     | Feedback discharge resistor (when HVBUCK is disabled – LPOFF)   | 20                                     | 40                                     | 60                                     | Ω    |
| TWARN <sub>V1</sub>       | Temperature pre-warning   | 133                                    | 145                                    | 156                                    | °C   |
| TSD <sub>V1</sub>         | Thermal shutdown threshold  | 175                                    | 185                                    | 200                                    | °C   |
| TSD <sub>V1_HYST</sub>    | Thermal shutdown threshold hysteresis   | 5                                      | 9                                      | 12                                     | °C   |
| loc_avg_pwm               | Average overcurrent threshold in PWM mode  BUCK_AVG_OC_PWM_OTP[2:0] = 000  BUCK_AVG_OC_PWM_OTP[2:0] = 001  BUCK_AVG_OC_PWM_OTP[2:0] = 010  BUCK_AVG_OC_PWM_OTP[2:0] = 011  BUCK_AVG_OC_PWM_OTP[2:0] = 100  BUCK_AVG_OC_PWM_OTP[2:0] = 101 | 130<br>210<br>300<br>390<br>468<br>546 | 200<br>300<br>400<br>500<br>600<br>700 | 290<br>400<br>505<br>630<br>735<br>854 | mA   |
| loc_рк_рwм                | Peak overcurrent threshold in PWM mode  BUCK_PK_OC_PWM_OTP[2:0] = 010  BUCK_PK_OC_PWM_OTP[2:0] = 011  BUCK_PK_OC_PWM_OTP[2:0] = 100  BUCK_PK_OC_PWM_OTP[2:0] = 101  BUCK_PK_OC_PWM_OTP[2:0] = 110   | 300<br>375<br>468<br>546<br>624        | 400<br>500<br>600<br>700<br>800        | 500<br>635<br>732<br>854<br>976        | mA   |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 12. Electrical characteristics...continued

 $T_A = -40 \, ^{\circ}\text{C}$  to 115  $^{\circ}\text{C}$ , unless otherwise specified.  $V_{BUCK} + V_{HDR} < V1\_IN$  pin voltage < 36 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                          | Description   | Min                                    | Тур                                    | Max                                     | Unit |
|---------------------------------|---|--|--|---|------|
| Static electrical characte      | ristics   |  | G'                                     |   |      |
|                                 | BUCK_PK_OC_PWM_OTP[2:0] = 111   | 702                                    | 900                                    | 1150                                    |      |
| I <sub>OC_PK_PFM</sub>          | Peak overcurrent threshold in PFM mode  BUCK_PK_OC_PFM_OTP[2:0] = 010  BUCK_PK_OC_PFM_OTP[2:0] = 011  BUCK_PK_OC_PFM_OTP[2:0] = 100  BUCK_PK_OC_PFM_OTP[2:0] = 101  BUCK_PK_OC_PFM_OTP[2:0] = 110  BUCK_PK_OC_PFM_OTP[2:0] = 111                      | 300<br>375<br>468<br>546<br>624<br>702 | 400<br>500<br>600<br>700<br>800<br>900 | 500<br>635<br>732<br>854<br>976<br>1150 | mA   |
| I <sub>OC LS</sub>              | Low-Side FET overcurrent threshold  | 0.3                                    | 1.10                                   | 1.18                                    | A    |
| Dynamic electrical chara        |   | 0.0                                    | 1.10                                   | 1.10                                    |      |
| <u> </u>                        |   | 100                                    | 2                                      | 2                                       |      |
| t <sub>V1OV_DGLT_STUP</sub>     | Overvoltage deglitch time at start-up   |  | 2                                      | 3                                       | μs   |
| t <sub>V1OV_DGLT</sub>          | Overvoltage deglitch time  V1MON_OVDGLT_OTP[0] = 0  V1MON_OVDGLT_OTP[0] = 1   | 20<br>40                               | 25<br>45                               | 30<br>50                                | μs   |
| t <sub>V1OC_DGLT</sub>          | Overcurrent deglitch time   | 16                                     | 20                                     | 24                                      | μs   |
| tbuck_ss                        | Soft-start from 10 % to 90 %  BUCK_SS_OTP[1:0] = 00  BUCK_SS_OTP[1:0] = 01  BUCK_SS_OTP[1:0] = 10  BUCK_SS_OTP[1:0] = 11  | 242<br>484<br>969<br>1935              | 269<br>538<br>1077<br>2150             | 296<br>592<br>1185<br>2365              | μs   |
| VBUCK_LINE_REG_450K_PWM         | Transient line in PWM mode @ 450 kHz $VSUP = 6\ V - 18\ V - 6\ V \ and \ 14\ V - 35\ V - 14\ V$ $I_{BUCK} = 1\ mA\ and\ 300\ mA$ $V_{BUCK} = 3.3\ V\ and\ 5\ V$ $dv/dt = 100\ mV/\mu s,\ L_{V1\_BUCK} = 22\ \mu H,\ C_{1\_OUT\_BUCK} = 40\ \mu F$     | -3                                     | -                                      | 3                                       | %    |
| VBUCK_LINE_REG_450K_DO          | Transient line after drop out exit @ 450 kHz VSUP = $V_{BUCK}$ - 0.4 V to 14 V $I_{BUCK}$ = 1 mA and 300 mA $V_{BUCK}$ = 3.3 V and 5 V $I_{BUCK}$ = 200 mV/ $I_{BUCK}$ = 22 $I_{I}$ H, $I_{I}$ C1_OUT_BUCK = 40 $I_{I}$ F                             | -3                                     | -                                      | 3                                       | %    |
| V <sub>BUCK_LOTR_450K_PWM</sub> | Transient load response in PWM mode @ 450 kHz   |  | -                                      | 3                                       | %    |
| VBUCK_LINE_REG_2.2M_PWM         | Transient line in PWM mode @ 2.25 MHz $VSUP = 6\ V - 18\ V - 6\ V \ and \ 14\ V - 35\ V - 14\ V$ $I_{BUCK} = 1\ mA\ and\ 300\ mA$ $V_{BUCK} = 3.3\ V \ and\ 5\ V$ $dv/dt = 100\ mV/\mu s,\ L_{V1\_BUCK} = 4.7\ \mu H,\ C_{1\_OUT\_BUCK} = 4.7\ \mu F$ | -3                                     | -                                      | 3                                       | %    |
| VBUCK_LINE_REG_2.2M_DO          | Transient line after drop out exit @ 2.25 MHz VSUP = V <sub>BUCK</sub> - 0.4 V to 14 V  |  | -                                      | 3                                       | %    |
| V <sub>BUCK_LOTR_2.2M_PWM</sub> | Transient load response in PWM mode @ 2.25 MHz 50 mA to 350 mA step 1 mA to 150 mA step di/dt = 300 mA/µs, L <sub>V1_BUCK</sub> = 4.7 µH, C <sub>1_OUT_BUCK</sub> = 4.7 µF  | -3                                     | -                                      | 3                                       | %    |
| V <sub>BUCK_LOTR_PFM</sub>      | Transient load response in PFM mode 0.1 mA to 100 mA step di/dt = 100 mA/ $\mu$ s, LV1_BUCK = 4.7 $\mu$ H and C1_OUT_BUCK = 4.7 $\mu$ F or LV1_BUCK = 22 $\mu$ H, C1_OUT_BUCK = 40 $\mu$ F  |  | -                                      | 3                                       | %    |
| F <sub>SW BUCK</sub>            | Operating frequency in PWM mode   | 405                                    | 450                                    | 495                                     | kHz  |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 12. Electrical characteristics...continued

 $T_A = -40 \, ^{\circ}\text{C}$  to 115  $^{\circ}\text{C}$ , unless otherwise specified.  $V_{BUCK} + V_{HDR} < V1\_IN$  pin voltage < 36 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                  | Description   | Min              | Тур          | Max   | Un  |  |  |
|-------------------------|---|------------------|--------------|-------|-----|--|--|
| tatic electrical chara  | cteristics  |                  |              |       | '   |  |  |
|                         | BUCK_CLK_OTP = 0  |                  |              |       |     |  |  |
|                         | BUCK_CLK_OTP = 1  | 2.025            | 2.25         | 2.475 | MHz |  |  |
|                         | High-Side FET rising slew rate  |                  |              |       |     |  |  |
|                         | BUCK_SRHSON_OTP[2:0] = 000  | 10               | 20           | 32    |     |  |  |
|                         | BUCK_SRHSON_OTP[2:0] = 001  | 10               | 20           | 32    |     |  |  |
|                         | BUCK_SRHSON_OTP[2:0] = 010  | 7.5              | 15           | 20    |     |  |  |
| $t_{BUCKHS\_SLR}$       | BUCK_SRHSON_OTP[2:0] = 011  | 5                | 10           | 16    | ns  |  |  |
|                         | BUCK_SRHSON_OTP[2:0] = 100  | 3.2              | 6.3          | 12    |     |  |  |
|                         | BUCK_SRHSON_OTP[2:0] = 101  | 2.5              | 5            | 10    |     |  |  |
|                         | BUCK_SRHSON_OTP[2:0] = 110  | 1.5              | 3            | 6     |     |  |  |
|                         | BUCK_SRHSON_OTP[2:0] = 111  | 0.8              | 2            | 4     |     |  |  |
|                         | High-Side FET falling slew rate   |                  |              |       |     |  |  |
|                         | BUCK_SRHSOFF_OTP[1:0] = 00  | 14               | 20           | 28    |     |  |  |
| t <sub>BUCKHS_SLF</sub> | BUCK_SRHSOFF_OTP[1:0] = 01  | 10               | 15           | 20    | n   |  |  |
|                         | BUCK_SRHSOFF_OTP[1:0] = 10  | 7.5              | 10           | 14    |     |  |  |
|                         | BUCK_SRHSOFF_OTP[1:0] = 11  | 2.5              | 5            | 10    |     |  |  |
|                         | High-Side FET ON time in PFM mode                                       |                  |              |       |     |  |  |
|                         | F <sub>SW_BUCK</sub> = 2.25 MHz   |                  | 400          |       |     |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 00  | Y -U             | 162          | -     |     |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 01  |                  | 209          | -     |     |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 10  | )   , , , ,      | 257<br>305   | -     |     |  |  |
| •                       | BUCK_PFM_TON_OTP[1:0] = 11  | /-               | 303          | -     |     |  |  |
| t <sub>BUCKHS_ON</sub>  | F <sub>SW_BUCK</sub> = 450 kHz  |                  | 000          |       | n   |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 00  |                  | 820          | -     |     |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 01  | -                | 1023<br>1221 | -     |     |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 10  | ON OTP[1:0] = 10 |              | -     |     |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 11  | 90               | - 1422.5     |       |     |  |  |
|                         | Typical value is given for VBUCK = 3.3 V                                |                  |              |       |     |  |  |
|                         | High-Side FET OFF time in PFM mode                                      | 7                |              |       |     |  |  |
|                         | F <sub>SW_BUCK</sub> = 2.25 MHz   |                  | 120          |       |     |  |  |
|                         | BUCK_PFM_TOFF_OTP[1:0] = 00   | _                | 130<br>250   | -     |     |  |  |
|                         | BUCK_PFM_TOFF_OTP[1:0] = 01   |                  | 360          | _     |     |  |  |
|                         | BUCK_PFM_TOFF_OTP[1:0] = 10   |                  | 475          |       |     |  |  |
| t <sub>BUCKHS_OFF</sub> | BUCK_PFM_TOFF_OTP[1:0] = 11   |                  | 470          |       | n   |  |  |
|                         | F <sub>SW_BUCK</sub> = 450 kHz  | _                | 605          | -     |     |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 00  | _                | 1170         | -     |     |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 01  | _                | 1725         |       |     |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 10  | -                | 2285         |       |     |  |  |
|                         | BUCK_PFM_TON_OTP[1:0] = 11  |                  |              |       |     |  |  |
| ternal components       |   |                  |              |       |     |  |  |
| L <sub>BUCK</sub>       | Nominal inductor for F <sub>SW_BUCK</sub> = 450 kHz (± 30 % tolerance)  | 15               | -            | 22    | μ   |  |  |
| _255010                 | Nominal inductor for F <sub>SW_BUCK</sub> = 2.25 MHz (± 30 % tolerance) | 3.3              | -            | 4.7   | μ   |  |  |
| C <sub>IN_BUCK</sub>    | Effective <sup>[1]</sup> input capacitor F <sub>SW_BUCK</sub> = 450 kHz | 10               | -            | -     | μ   |  |  |
| - IIV_BOOK              | Effective input capacitor F <sub>SW_BUCK</sub> = 2.25 MHz               | 2.2              | -            | -     | μ   |  |  |
| C <sub>BOOT_BUCK</sub>  | Nominal <sup>[2]</sup> bootstrap capacitor                              | -                | 22           | -     | n   |  |  |
|                         | Effective output capacitor for F <sub>SW_BUCK</sub> = 450 kHz           | 26               | 40           | 100   | μ   |  |  |
| C <sub>OUT_BUCK</sub>   | Effective output capacitor for F <sub>SW_BUCK</sub> = 2.25 MHz          | 6.5              | 10           | 30    | μ   |  |  |
| cillator and spread     | spectrum  | ·                |              |       | '   |  |  |
| F <sub>20MHz</sub>      | HVBUCK oscillator nominal frequency                                     | 19               | 20           | 21    | М   |  |  |
| F <sub>SSMOD</sub>      | Spread-spectrum frequency modulation                                    | -                | 19           | -     | kl  |  |  |
| F <sub>SSRANGE</sub>    | Spread-spectrum range   | -10              | -            | 10    | (   |  |  |
|                         | J   |                  | 1            | 1     |     |  |  |

<sup>[1]</sup> For all regulators, the effective capacitor value is the capacitor value after tolerance, DC bias, and aging removal.

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

[2] For all regulators, the nominal capacitor value is the capacitor value normalized

### 14.1.5 HVBUCK efficiency


The HVBUCK efficiency was measured at 2.25 MHz in PWM and PFM mode using the exact hardware and OTP configurations listed in <u>Table 13</u>.


Table 13. Hardware and configurations

|          |                      | 3.3 V    |          | 2.5 V                                  |          | 2 V      |          |  |
|----------|----------------------|----------|----------|--|----------|----------|----------|--|
|          | Inductor reference   | TFM      | VLS      | TFM                                    | VLS      | TFM      | VLS      |  |
|          | Vin                  | 14       | 14       | 14                                     | 14       | 14       | 14       |  |
|          | Cin (eff.)           | 3.4 uF   | 3.4 uF   | 3.4 uF                                 | 3.4 uF   | 3.4 uF   | 3.4 uF   |  |
|          | Cin_esr              | 3.4 mΩ   | 3.4 mΩ   | 3.4 mΩ                                 | 3.4 mΩ   | 3.4 mΩ   | 3.4 mΩ   |  |
|          | Cout (eff.)          | 8.9 uF   | 8.9 uF   | 9.3 uF                                 | 9.3 uF   | 9.6 uF   | 9.6 uF   |  |
| Hardware | Cout_esr             | 3.1 mΩ   | 3.1 mΩ   | 3.1 mΩ                                 | 3.1 mΩ   | 3.1 mΩ   | 3.1 mΩ   |  |
|          | L (eff.)             | 4.7 µH   | 3.8 µH   | 4.7 µH                                 | 3.8 µH   | 4.7 μH   | 3.8 µH   |  |
|          | L_dcr                | 200 mΩ   | 120 mΩ   | 200 mΩ                                 | 120 mΩ   | 200 mΩ   | 120 mΩ   |  |
|          | C_boot               | 33 nF    | 33 nF    | 33 nF                                  | 33 nF    | 33 nF    | 33 nF    |  |
|          | BUCK_<br>SRHSOFF     | 10 ns    | 10 ns    | 10 ns                                  | 10 ns    | 10 ns    | 10 ns    |  |
|          | BUCK_SRHSON          | 10 ns    | 10 ns    | 10 ns                                  | 10 ns    | 10 ns    | 10 ns    |  |
|          | BUCK_CLK             | 2.25 MHz | 2.25 MHz | 2.25 MHz                               | 2.25 MHz | 2.25 MHz | 2.25 MHz |  |
|          | BUCK_AVG_OC_<br>PWM  | 600 mA   | 600 mA   | 600 mA                                 | 600 mA   | 600 mA   | 600 mA   |  |
|          | BUCK_PK_OC_<br>PWM   | 800 mA   | 800 mA   | 800 mA                                 | 800 mA   | 800 mA   | 800 mA   |  |
| ОТР      | BUCK_PFM_<br>TON     | 305 ns   | 305 ns   | - 7                                    | -        | -        | -        |  |
|          | BUCK_PFM_<br>TOFF    | 250 ns   | 250 ns   | 7 1                                    | -        | -        | -        |  |
|          | VV1_BUCK             | 3.3 V    | 3.3 V    | 2.5 V                                  | 2.5 V    | 2.0 V    | 2.0 V    |  |
|          | VV1_LP_BUCK          | 3.3 V    | 3.3 V    | -                                      | -        | -        | -        |  |
|          | BUCK_SEL_<br>PFM_TON | 0b'0     | 0b'0     | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | -        | -        | -        |  |
|          | BUCK_RRV_LV          | 12 ns    | 12 ns    | 12 ns                                  | 12 ns    | 12 ns    | 12 ns    |  |
|          | VBOS2V1_SW_<br>LP EN | 0b'0     | 0b'0     | 0b'0                                   | 0b'0     | 0b'0     | 0b'0     |  |

<u>Figure 19</u> and <u>Figure 20</u> are the HVBUCK efficiency measured in PWM at 2.2 MHz, using the TFM252012ALMA4R7MTAA reference inductor and the VLS3015CX-4R7M-H reference inductor, respectively.


### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver





<u>Figure 21</u> is the HVBUCK efficiency measured in PFM, using the TFM252012ALMA4R7MTAA reference inductor and the VLS3015CX-4R7M-H reference inductor.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



### 14.2 V3 HVLDO: High-voltage linear regulator

### 14.2.1 Functional description


HVLDO3 is a high-voltage, linear-voltage regulator. It is supplied from the battery. The output voltage is configurable by OTP at 3.3 V or 5 V. A minimum voltage drop of 500 mV is required.

HVLDO3 is low-power capable and can stay enabled in LPON mode by setting V3ON\_LPON bit by SPI. However, if disabled in LPON mode, it cannot be enabled again by SPI in this mode.

This regulator is meant to supply the integrated CAN transceiver. The connection is made externally. HVLDO3 can also supply an additional external transceiver on the module.

An overcurrent detection and a thermal shutdown are implemented on HVLDO3 to protect the internal pass device. When an overcurrent is detected, V3OC\_I flag is generated and the regulator remains enabled. It is the MCU's responsibility to disable the regulator by SPI using V3DIS bit, and to decide when to enable it using V3EN bit. When a thermal shutdown is detected, the regulator is disabled and V3TSD\_I flag is generated.

#### 14.2.2 Application schematic



FS2400

All information provided in this document is subject to legal disclaimers.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 14.2.3 Electrical characteristics

#### **HVLDO3** electrical characteristics

#### **Table 14. Electrical characteristics**

 $T_A$  = -40 °C to 115 °C, unless otherwise specified.  $V3\_IN = VSUP = 5.5 \text{ V}$  to 40 V if V3 = 5 V, or  $V3\_IN = VSUP = 4 \text{ V}$  to 40 V if V3 = 3.3 V, unless otherwise specified.  $I_{LDO3} = 0 \text{ mA}$  to 150 mA unless otherwise specified. All voltages referenced to ground.

| Symbol                       | Parameter  | Min          | Тур      | Max          | Unit |
|------------------------------|--|--------------|----------|--------------|------|
| Static electrical characte   | ristics  |              |          |              |      |
| V <sub>LDO3_IN</sub>         | Input voltage range  | 4            | 1        | 40           | V    |
| $V_{LDO3}$                   | Output voltage (OTP configurable)  VV3_OTP = 0  VV3_OTP = 1  | 3.234<br>4.9 | 3.3<br>5 | 3.366<br>5.1 | V    |
| V <sub>LDO3_ACC</sub>        | Output voltage accuracy  | -2           | 90       | 2            | %    |
| V <sub>LDO3_DROP</sub>       | Maximum voltage drop   | 500          | -        | -            | mV   |
| I <sub>LDO3</sub>            | DC current capability  | -            | ٧ -      | 150          | mA   |
| I <sub>LDO3_ILIM</sub>       | Internal PMOS current limitation   | 160          | -        | 260          | mA   |
|                              | Quiescent current on V3_IN, no load (typ @25 °C, max @85 °C)   | 70           | 25       | 30           | μА   |
| I <sub>QLDO3</sub>           | Quiescent current on V3_IN, I <sub>LDO3</sub> = 50 μA (typ @25 °C, max @85 °C)   | VY           | 30       | 35           | μА   |
| Dynamic electrical chara     | cteristics   | 7            | 1        |              |      |
| t <sub>LD03_S0FT_START</sub> | Soft start (from 10 % to 90 %)   | 150          | 300      | 500          | μs   |
| t <sub>LDO3_PDWN</sub>       | Discharge time when disabled   | -            | -        | 2            | ms   |
| t <sub>LDO3_ILIM</sub>       | Current limit filtering time   | 16           | 20       | 24           | μs   |
| VLD03_LINE_REG_NORMAL        | Transient Line Response in Normal mode VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V I <sub>LDO3</sub> = 0.1 mA and 35 mA V <sub>LDO3</sub> = 3.3 V and 5 V dv/dt = 100 mV/μs, C <sub>OUT_LDO3</sub> = 2.2 μF | -3           | -        | 3            | %    |
| V <sub>LDO3_LTR_NORMAL</sub> | Transient Load Regulation in Normal mode $I_{LDO3}$ = 10 mA to 50 mA in 10 $\mu$ s, and from 50 mA to 10 mA in 10 $\mu$ s, $V_{LDO3}$ = 5 V, $C_{OUT\_LDO3}$ = 2.2 $\mu$ F                                     | -2           | -        | 2            | %    |
| V <sub>LDO3_</sub> PSRR      | DC PSRR I <sub>LDO3</sub> = 0.1 mA to 100 mA, LDO3 = 3.3 V or 5 V, VDROP = 500 mV (min), 20 Hz to 500 kHz  | -            | -40      | -20          | dB   |
| External Components          | 2 0 7 25 /2  |              |          |              |      |
| C <sub>IN_LDO3</sub>         | Input capacitor (close to V3_IN pin)   | -            | 1.0      | -            | μF   |
| C <sub>OUT_LDO3</sub>        | Effective output capacitor   | 1.3          | -        | 10           | μF   |


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 15 AMUX: Analog multiplexer

# 15.1 Functional description

The AMUX pin delivers internal analog voltage channels to the MCU ADC input. The voltage channels delivered to AMUX pin can be selected by SPI. The maximum AMUX output voltage range is VDDIO. An external output capacitor  $C_{AMUX\ OUT}$  is required for the buffer stability.

# 15.2 AMUX schematic diagram



### 15.3 Channel selection

Table 15. AMUX output selection.

| Channel | AMUX[4:0] | Signal selection for AMUX output                 | AMUX_DIV = 0 | AMUX_DIV = 1 |
|---------|-----------|--|--------------|--------------|
| 0       | 00000     | AGND   | N/A          | N/A          |
| 1       | 00001     | VDIG : internal voltage supply (1.6 V)           | 1            | 1            |
| 2       | 00010     | V1 voltage                                       | 2            | 3.25         |
| 3       | 00011     | Reserved   | N/A          | N/A          |
| 4       | 00100     | V3 voltage                                       | 3.25         | 3.25         |
| 5       | 00101     | VBOS internal voltage                            | 3.25         | 3.25         |
| 6       | 00110     | VSUP voltage (divider ratio configurable by SPI) | 11           | 25           |
| 7       | 00111     | Reserved   | N/A          | N/A          |
| 8       | 01000     | Reserved   | N/A          | N/A          |
| 9       | 01001     | Reserved   | N/A          | N/A          |
| 10      | 01010     | Reserved   | N/A          | N/A          |
| 11      | 01011     | Reserved   | N/A          | N/A          |
| 12      | 01100     | V1 TWARN temperature sensor                      | 1            | 1            |
| 13      | 01101     | V1 TSD temperature sensor                        | 1            | 1            |
| 14      | 01110     | Reserved   | N/A          | N/A          |

FS2400

All information provided in this document is subject to legal disclaimers.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 15. AMUX output selection....continued

| Channel | AMUX[4:0] | Signal selection for AMUX output | AMUX_DIV = 0 | AMUX_DIV = 1 |
|---------|-----------|----------------------------------|--------------|--------------|
| 15      | 01111     | V3 temperature sensor            | 1            | 1            |
| 16      | 10000     | VDDIO voltage                    | 2            | 3.25         |
| 17      | 10001     | CAN temperature sensor           | 1,           | 1            |
| 18      | 10010     | VMON_EXT                         | 1            | 1            |
| 19      | 11011     | Reserved                         | N/A          | N/A          |
| 20      | 11100     | Reserved                         | N/A          | N/A          |
| 21      | 10101     | VCC5CAN                          | 3.25         | 3.25         |
| > 21    | 1xxxx     | Reserved                         | N/A          | N/A          |

It is possible to set the AMUX pin to high-impedance output by disabling the AMUX and the pulldown resistor using the AMUX\_EN and AMUX\_PD\_DIS bits, respectively, from M\_AMUX\_CTRL register.

### 15.4 Electrical characteristics

### AMUX electrical characteristics

#### Table 16. Electrical characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 3 V to 5.5 V, unless otherwise specified.  $I_{AMUX}$  = -1 mA to 1 mA, unless otherwise specified. All voltages referenced to ground.


| Symbol                   | Parameter   | Min          | Тур   | Max            | Unit  |
|--------------------------|---|--------------|-------|----------------|-------|
| AMUX                     |   |              |       |                |       |
| V <sub>AMUX_IN</sub>     | Input voltage range for VSUP, WAKE2, WAKE3, HVIO1  • AMUX_DIV = 0  • AMUX_DIV = 1 | 4.5<br>18    | -     | 20<br>40       | V     |
| V <sub>AMUX_OUT</sub>    | AMUX output voltage range   | 0.3          | -     | VDDIO<br>- 0.2 | V     |
| R <sub>PD_AMUX</sub>     | Output pulldown resistance  | 200          | 400   | 800            | kΩ    |
| V <sub>AMUX_OFF</sub>    | Offset voltage  | -8           | -     | 8              | mV    |
| V <sub>AMUX_</sub> RATIO | Ratio accuracy • Ratio 1 • Other ratio  | -0.5<br>-1.5 | -     | 0.5<br>1.5     | %     |
| V <sub>TEMP25</sub>      | Temperature sensor voltage at 25 °C   | 1.36         | 1.38  | 1.4            | V     |
| V <sub>TEMP_COEFF</sub>  | Temperature sensor coefficient  | -3.95        | -3.88 | -3.8           | mV/°C |
| T <sub>AMUX_SET</sub>    | Settling time   | -            | -     | 10             | us    |
| C <sub>AMUX_OUT</sub>    | Output capacitor  | -            | -     | 1              | nF    |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 16 I/O interface pins

### 16.1 WAKE2/HID0, WAKE3/HID1

WAKEx/HIDx pin has two different roles. It can be used either as a wake-up pin or as hardware ID detection pin.



#### 16.1.1 WAKE feature

WAKEx/HIDx pins are high-voltage inputs used as wake-up sources for the device.

WAKE2 and WAKE3 are wake-up input signals with analog measurement capability through AMUX. WAKE2 can be, for example, connected to a switched VBAT and WAKE3 to the wake-up output of a CAN or FlexRay transceiver. When a WAKE pin is used as a global pin, an R - C protection is required.

In Normal mode, any event on the WAKE2 or WAKE3 pins generates a flag (WKx\_I), when not masked (WKx\_M). In Low-power modes, a wake-up event can be generated on high or low level depending on WKx\_WUCFG[1:0] bits.

Wake-up filtering time is configurable by SPI using WKx\_DGLT bits. Internal pulldown and pullup resistors can be enabled, disabled, or configured as cell repeater, as per WKxPUPD\_OTP[1:0] bits.

**Note:** Cell repeater configuration is used to reduce the current consumption. In this configuration, the pullup or pulldown selection follows the state of the internal buffer output after filtering. If the buffer output is low, pulldown resistor is selected. If the buffer output is high, the pullup resistor is selected.

#### 16.1.2 Hardware ID feature

Hardware ID feature comes on top of WAKE 2 pin and WAKE 3 pin to allow electronic control unit (ECU) location in the car based on WAKEx/HIDx pins hardware connection.

The WAKEx/HIDx pin state can be:

- · Connected to VBAT
- · Connected to GND
- Open

Using the two WAKEx/HIDx pins allows up to nine different Hardware ID combinations.

FS2400


All information provided in this document is subject to legal disclaimers.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver


This feature is only available in Normal mode and is activated by writing HIDWx\_ENABLE = 1 in the M\_HW\_ID SPI register.

ECU identification is done by controlling the HID pullup and pulldown current sources (HIDWxPU/PD\_EN or HIDWxPU/PD\_DIS) and reading the associated WAKEx pin status using the WKx\_S bits of the M\_STATUS SPI register.

The pin threshold (HIDWx\_TH\_SEL), and pullup/pulldown current values (HIDWx\_10MA\_EN) are programmable via the M HW ID SPI register to allow integration into different systems.



In addition, the input buffer on the LIMP0 may be used as an additional HW ID pin if needed. In this case, an external bias current may be applied using a resistor as shown in <u>Figure 26</u>. To do so, the FS2400 must be programmed with LIMP0\_EN\_OTP = 0 and the MCU must configure LIMP0\_GPO = 1 during INIT phase. The pin state is controlled using LIMP0\_REQ and LIMP0\_REL control bits. Its state can be read using LIMP0\_SNS bit from FS\_SAFETY\_OUTPUTS SPI register.



# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 16.1.3 Electrical characteristics

Table 17. WAKE23/HID01 electrical characteristics


 $T_A = -40$  °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                  | Parameter   | Min      | Тур       | Max      | Unit |
|-------------------------|---|----------|-----------|----------|------|
| AKE2, WAKE3             |   |          |           |          |      |
| V <sub>WAKE_IN</sub>    | Input voltage range   | 0        | -         | 40       | V    |
| WAKE23 <sub>VILL</sub>  | Digital low-input voltage threshold (falling) HIDW2/3_TH_SEL = 0  | -        | <u></u> 9 | 2.0      | V    |
| WAKE23 <sub>VILH</sub>  | Digital high-input voltage threshold (falling) HIDW2/3_TH_SEL = 1 | -        | 7         | 3.0      | V    |
| WAKE23 <sub>VIHL</sub>  | Digital low-input voltage threshold (rising) HIDW2/3_TH_SEL = 0   | 2.97     | 20-0      | 9 .      | V    |
| WAKE23 <sub>VIHH</sub>  | Digital high-input voltage threshold (rising) HIDW2/3_TH_SEL = 1  | 4        |           | -        | V    |
| WAKE23 <sub>HYST</sub>  | Hysteresis  | 100      |           | 400      | mV   |
| R <sub>PD_WAKE23</sub>  | Pulldown resistance   | 100      | 200       | 400      | kΩ   |
| R <sub>PU_WAKE23</sub>  | Pullup resistance   | 100      | 200       | 400      | kΩ   |
|                         | Low pulldown current<br>(HIDW2_10MA_EN = 0)                       | 3.5      | 4.25      | 5        | mA   |
| PD_HID01                | High pulldown current<br>(HIDW2_10MA_EN = 1)                      | 8        | 10        | 12       | mA   |
|                         | Low pullup current<br>(HIDW2_10MA_EN = 0)                         | 15       | 1.5       | 2        | mA   |
| I <sub>PU_HID01</sub>   | High pullup current<br>(HIDW2_10MA_EN = 1)                        | 8        | 10        | 12       | mA   |
| T <sub>WAKE23_FLT</sub> | Wake-up filtering time  • WKx_DGLT = 0  • WKx_DGLT = 1            | 12<br>50 | 15<br>65  | 20<br>80 | μs   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 16.2 HVIO1

HVIO1 pin is a high-voltage input/output. It can be used as input (as a wake-up source, a mode selection pin or an external device monitoring pin) or as open-drain output.



### 16.2.1 HVIO1 used as input

The HVIO1 pin can be used as a simple wake-capable input. In this case, when the device is in Normal mode, any event on HVIO1 pin generates a flag (HVIO1\_I), when not masked (HVIO1\_M). In Low-power modes, wake-up event can be generated on level (high or low) depending on HVIO1 WUCFG[1:0] bits.

Using the same bits, the MCU can configure HVIO1 as "mode selection". When configured as mode selection, HVIO1 pin voltage level commands the transition between Normal mode and LPON (Low Power ON). A falling edge makes FS2400 switch from Normal to LPON mode, a rising edge makes FS2400 switch from LPON to Normal mode.

When used as a wake-up source, wake-up filtering time is configurable by SPI using HVIO1\_DGLY bit. Internal pulldown and pullup resistors can be enabled, disabled or configured as cell repeater as per HVIO1PUPD\_OTP[1:0] bits.

**Note:** Cell-repeater configuration is used to reduce the current consumption. In this configuration, the pullup or pulldown selection follows the state of the internal buffer output after filtering. If the buffer output is low, pulldown resistor is selected. If the buffer output is high, the pullup resistor is selected.

When an HVIO pin is used as a global input pin, an R - C protection is required. See Section 11.

HVIO1 can also be configured as ERRMON input, to provide MCU or external device error detection. See Section 19.4.

### 16.2.2 HVIO1 used as output

HVIO1 can be configured as open-drain output by OTP via HVIO1\_OUT\_EN\_OTP bits. In this case, the output state can be controlled by SPI using HVIO1HI and HVIO1LO control bits.


The default output state can be configured by OTP using HVIO1\_OUT\_DFLT\_OTP. HVIO1 can also be assigned to one of the slots (SLOT0/1/2) by OTP using HVIO1\_SLOT\_POL\_OTP. In this case, during power up, the pin follows the default state as soon as the OTP configuration is loaded in the mirror registers, and the pin

FS2400

All information provided in this document is subject to legal disclaimers.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

state is inverted when the configured slot starts. At power down, the pin goes back to its default value when the configured slot starts. See <u>Figure 28</u> as an example of HVIO pins configuration, with HVIO1 default state low and assigned to SLOT1.



### 16.2.3 Electrical characteristics

Table 18. HVIO1 electrical characteristics

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                  | Parameter   | Min      | Тур       | Max      | Unit |
|-------------------------|---|----------|-----------|----------|------|
| HVIO1                   | 0, 5 4  |          | /         |          |      |
| HVIO1 <sub>VIL</sub>    | Digital low-input voltage threshold (falling)   | -        | · -       | 2        | V    |
| HVIO1 <sub>VIH</sub>    | Digital high-input voltage threshold (rising)   | 2.97     | -         | -        | V    |
| HVIO1 <sub>HYST</sub>   | Hysteresis  | 100      | -         | 400      | mV   |
| HVIO1 <sub>VOL</sub>    | Low-output level (I <sub>OUT</sub> = 2 mA)  | 90       | -         | 0.4      | V    |
| HVIO1 <sub>ILIM</sub>   | Current limitation  | 4        | -         | 22       | mA   |
| R <sub>PD_HVIO1</sub>   | Pulldown resistance   | 100      | 200       | 400      | kΩ   |
| R <sub>PU_HVIO1</sub>   | Pullup resistance   | 100      | 200       | 400      | kΩ   |
| T <sub>HVIO1_FLT</sub>  | Wake-up filtering time • HVIO1_DGLT = 0 • HVIO1_DGLT = 1  | 12<br>50 | 15<br>65  | 20<br>80 | μs   |
| T <sub>HVIO1_FALL</sub> | Fall time using open drain (external pullup at VUP = 14 V, C <sub>OUT_HVIO1</sub> = 10 nF)  | -        | -         | 30       | μs   |
| T <sub>HVIO1_WU</sub>   | Time between HVIO1 rising and V1 switching from PFM to PWM mode when HVIO1 configured as "mode selection"  • LOAD_OTP_BYP = 0  • LOAD_OTP_BYP = 1 | -        | 150<br>50 | -        | μs   |

### 16.3 INTB

INTB is an open-drain output pin with internal pullup to VDDIO. This pin generates a pulse when an internal interrupt occurs to inform the MCU. Each interrupt can be masked by setting the corresponding inhibit interrupt.

An INTB pulse can be required for diagnosis by the MCU setting the SPI INTB\_REQ bit in M\_SYS\_CFG SPI register.

### 16.3.1 Interrupts and wake-up events management

Two types of interruptions must be dissociated:

All information provided in this document is subject to legal disclaimers

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

- "Classic" interrupts used to diagnose the device state and to report events
- Wake-up interrupts used to manage the wake up from the Low-power modes

See <u>Table 20</u> for a list of all interrupts.

The classic interrupts are maskable. If these interrupts are not masked, they will generate a pulse on INTB pin. Out of Normal mode, most of these interrupt flags will not be generated because the monitoring functions associated will be disabled. In addition, the WKx I, HVIO1 I flags are not generated out of Normal mode.

WAKEx/HIDx pins, HVIO1 pin, CAN and LDT can be configured as wake-up sources using xxxx\_WUEN[1:0] SPI configuration bits. Each wake-up source can be configured to generate an interrupt, a transition to Normal mode or both. In this last case, a wake-up event on these functions will generate a non-maskable wake-up flag (xxxx WU I) and an interrupt pulse on INTB.

In LPON mode, if a wake-up event occurs and the wake-up source is enabled, an interrupt is generated and/ or the device transitions to Normal mode. If only the interrupt generation is enabled, it is the MCU decision to request a transition to Normal mode or not, via GO2NORMAL SPI bit.

In LPOFF mode, if a wake-up event occurs and the wake-up source is enabled, the device transitions to Normal mode.

#### 16.3.2 Electrical characteristics

Table 19. INTB electrical characteristics

 $T_A = -40$  °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                  | Parameter  | Min         | Тур       | Max         | Unit |
|-------------------------|--|-------------|-----------|-------------|------|
| Interrupt pin           | 7.40   | 1 . 0       |           |             |      |
| INTB <sub>PULL-up</sub> | Internal pullup resistor to VDDIO  | 5           | 10        | 20          | kΩ   |
| INTB <sub>VOL</sub>     | Low-output level (I <sub>OUT</sub> = 2 mA)   | 7 90        | -         | 0.4         | V    |
| INTB <sub>VOH</sub>     | High-output level  | VDDIO – 0.5 | -         | -           | V    |
| INTB <sub>ILIM</sub>    | INTB current limitation  | 4           | -         | 22          | mA   |
| T <sub>INTB_PULSE</sub> | Pulse duration (without output capacitor)  • INTB_DUR = 0 (short)  • INTB_DUR = 1 (long) | 17.5<br>70  | 25<br>100 | 32.5<br>130 | μs   |
| T <sub>INTB_TO</sub>    | INTB timeout for wake-up event   | 8           | 10        | 12          | ms   |
| T <sub>INTB_DLY</sub>   | Delay between INTB_REQ command reception and INTB pulse start                            | 36          | 40        | 44          | μs   |

Table 20. List of interrupts from main logic

| Interrupt       | Description                       | Mask/Enable  |
|-----------------|-----------------------------------|--------------|
| Event interrupt | 7 6 60 0                          |              |
| VSUPUV_4P7_I    | VSUP 4.7 V threshold undervoltage | VSUPUV_4P7_M |
| VSUPUV_5P7_I    | VSUP 5.7 V threshold undervoltage | VSUPUV_5P7_M |
| VSUPOV_I        | VSUP overvoltage                  | VSUPOV_M     |
| V1TWARN_I       | V1 high temperature warning       | V1TWARN_M    |
| VxTSD_I         | Vx overtemperature (x = 1, 3)     | VxTSD_M      |
| VxOC_I          | Vx overcurrent (x = 1, 3)         | VxOC_M       |
| VxOV_I          | Vx overvoltage (x = 0, 1, 3)      | VxOV_M       |
| VxUV_I          | Vx undervoltage (x = 0, 1, 3)     | VxUV_M       |

FS2400

All information provided in this document is subject to legal disclaimers.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 20. List of interrupts from main logic...continued

| Interrupt             | Description                                  | Mask/Enable     |
|-----------------------|--|-----------------|
| WKx_I                 | WAKEx state change in Normal mode (x = 2, 3) | WKx_M           |
| HVIO1_I               | HVIO1 state change in Normal mode            | HVIO1_M         |
| LDT_I                 | Long duration timer event                    | LDT_M           |
| CAN_TSD_I             | CAN overtemperature                          | CAN_TSD_M       |
| CAN_TXD_TO_I          | CAN dominant timeout                         | CAN_TXD_TO_M    |
| WD_NOK_I              | Watchdog refresh error                       | WD_NOK_M        |
| INIT_CRC_NOK_I        | INIT registers CRC error                     | INIT_CRC_NOK_M  |
| Configurable wake-up  | event interrupt                              | A 1 V4          |
| WKx_WU_I              | WAKEx wake-up event (x = 2, 3)               | WKx_WUEN[1:0]   |
| HVIO1_WU_I            | HVIO1 wake-up event                          | HVIO1_WUEN[1:0] |
| CAN_WU_I              | CAN wake-up event                            | CAN_WUEN[1:0]   |
| Non-configurable wake | e-up event interrupt                         |                 |
| GO2NORMAL_WU          | SPI GO2NORMAL wake-up event                  | None            |
| INT_TO_WU             | Interrupt timeout generating a wake-up event | None            |
| V1_UVLP_WU            | V1 undervoltage wake-up event in LPON        | None            |
| WD_OFL_WU             | WD error counter overflow wake-up event      | None            |
| EXT_RSTB_WU           | External reset wake-up event                 | None            |


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 17 Long duration timer (LDT)

FS24 features a long duration timer (LDT) with an integrated oscillator. The timer is configurable by SPI and can operate in normal and in Low-power modes. It provides several functions and offers a wide range of configurable counting periods, as well as a calibration mechanism for oscillator compensation.

The timer can be activated in Normal mode and all prescaler options can be selected to allow timer circuitry verification.

The timer is based on a 24-bits counter, with a 1 MHz oscillator, allowing a 1 second time base.



In Normal mode operation, the timer can count up to 194 days, with 1 second resolution. In calibration mode, the prescaler 2 is bypassed and the timer can count up to 36 minutes, with 128 µs resolution.

Table 21. Long duration timer characteristics

| Mode        | Input clock frequency | Input clock period | Prescaler  | Counter resolution | Max count |          |
|-------------|-----------------------|--------------------|------------|--------------------|-----------|----------|
| Operation   | 1 MHz                 | 1 μs               | 64 x 15625 | 1 s                | 4660 hrs  | 194 days |
| Calibration | 1 MHz                 | 1 µs               | 64 x 2     | 128 µs             | 2160 s    | 36 min   |

The LDT has two modes of operation based on the prescaler used during the count:

- When LDT MODE = 0, the LDT is set in Long-count mode.
- When LDT MODE = 1, the LDT is set in Short-count mode.

The LDT\_AFTER\_RUN[15:0] bits can set and read the after run value in Normal mode. When the run value corresponds to the timer value, that triggers either a transition to LP mode or an interrupt.

The LDT\_WUP\_H[7:0] and the LDT\_WUP\_L[15:0] bits allows the MCU to set and read the wake-up value. The wake-up value corresponds to the timer value that triggers a wake-up event:

- The LDT WUP H[7:0] contains the eight most significant bits of the wake-up value.
- The LDT WUP L[15:0] contains the 16 least significant bits of the wake-up value.

FS2400

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

The LDT\_SEL bit allows the MCU to read the value of the 24-bits LDT counter in the LDT\_WUP\_H[7:0] and the LDT\_WUP\_L[15:0] bits.

- When LDT\_SEL = 0, the MCU reads or writes the wake-up value in the LDT\_WUP\_H[7:0] and the LDT\_WUP\_L[15:0] bits.
- When LDT\_SEL = 1, the MCU reads the counter current value.

The LDT EN bit shall be provided to start the LDT timer operation:

- When LDT EN = 0, the LDT is disabled.
- When LDT\_EN = 1, the LDT starts counting as defined in the M\_LDT\_CTRL and L\_LDT\_CFGx registers.

The LDT2LP bit selects which Low-power mode (LPON or LPOFF) it needs to go once the after-run timer is expired, when timer function 2 or 3 is selected.

- When LDT2LP = 0, the device goes into LPON mode when the after-run timer expires.
- When LDT2LP = 1, the device goes into LPOFF mode when the after-run timer expires.
- When timer function 4 or 5 is selected and the LDT\_EN = 1, the LDT does not start any count until the device enters the corresponding Low-power mode.

## 17.1 Calibration procedure

The calibration procedure consists of the MCU activating the counter for a specific duration. Once the timer expires, the MCU reads back the timer final value, compares it with its own accurate time of activation to calculate a time offset. It is recommended to perform the calibration between -20 °C and +85 °C.

Calibration example:

- Set the Timer mode to short count and select the timer function 1. Set the after-run value at max value 0xFFFF (~8.39 s).
- · Start the counter.
- · Read the counter when the MCU RTC reaches 6 s.
- If the oscillator period is at the exact typical value (absolutely no deviation error), expected reading is 46875.
- The exact reading calculates the error correction factor ECF = exact\_reading / expected\_reading
- ECF < 1 if the oscillator is faster than the exact typical value.</li>
- ECF > 1 if the oscillator is slower than the exact typical value.
- After calibration, the new after-run or wake-up values to set the counter are "after run x ECF" and "wake-up x ECF".


### 17.2 Timer functions

Table 22. LDT functions

| LDT_FNCT[2:0] | LDT Function  |
|---------------|---|
| 000           | Function 1: In Normal mode, count and generate a flag or an interrupt when the counter reaches the after-run value.   |
| 001           | <b>Function 2:</b> In Normal mode, count until the counter reaches the after-run value and enters Low-power mode.   |
| 010           | <b>Function 3:</b> In Normal mode, count until the counter reaches the after-run value and enters Low-power mode. Once in Low-power mode, count until the counter reaches the wake-up value and wakes up. |
| 011           | Function 4: In Low-power mode, count until the counter reaches the wake-up value and wakes up.  |
| 100           | <b>Function 5:</b> In Low-power mode, count and do not wake up unless the counter overflow occurs or if the device wakes up by wake-up input source.  |

FS2400

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



### 17.3 Electrical characteristics

### Table 23. Long duration timer electrical characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 18 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                  | Description  | Min | Тур      | Max | Unit    |
|-------------------------|--|-----|----------|-----|---------|
| Electrical charac       | teristics  |     |          |     |         |
| F <sub>IN_CLK_LDT</sub> | Long duration timer source clock (1 MHz / 64)                                | -   | 15.625   | -   | kHz     |
| T <sub>BASE_LDT</sub>   | Long duration timer time base  • LDT_MODE = 0 (long)  • LDT_MODE = 1 (short) |     | 1<br>128 | -   | s<br>µs |
| I <sub>Q_LDT_85</sub>   | Long duration timer quiescent current consumption (Tj = 85 °C)               | -   | 2        | 5   | μA      |
| I <sub>Q_LDT_125</sub>  | Long duration timer quiescent current consumption (Ta = 125 °C)              | -   | 5        | 10  | μA      |
| LDT <sub>ACC1</sub>     | Long duration timer accuracy without calibration                             | -10 | -        | 10  | %       |
| LDT <sub>ACC2</sub>     | Long duration timer accuracy with calibration In LPOFF or LPON states        | -5  | -        | 5   | %       |

FS2400

All information provided in this document is subject to legal disclaimers.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 23. Long duration timer electrical characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 18 V, unless otherwise specified. All voltages referenced to ground.

| Symbol               | Description  | Min | Тур | Max | Unit |
|----------------------|--|-----|-----|-----|------|
| lectrical charac     |  |     |     |     |      |
|                      | Including month aging drift (max) Including temperature drift 0 °C < Tj < 85 °C  |     | 7   |     |      |
| LDT <sub>DRIFT</sub> | Long duration timer maximum drift per hour after calibration In LPOFF or LPON states Within 20 °C temperature variation. | -9  | 54  | 1   | %    |


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 18 Physical layer

### 18.1 CAN FD transceiver

FS24 device includes an integrated CAN FD transceiver, 5 Mbps capable, developed in compliance with the ISO 11898-2:2016 and SAE J2284 standards. It provides the physical interface between the CAN protocol controller of an MCU and the physical CAN bus.

The CAN FD transceiver bus driver is meant to be supplied by V3 through VCC5CAN pin.




### 18.1.1 CAN operating modes

The CAN transceiver has four modes:

- Off
- · Wake-capable
- · Listen-only
- Active

The Listen-only and Active modes are only available when the device is in Normal mode. In Low-power modes, the transceiver can be kept in Wake-capable mode in order to be used as a wake-up source for the device and the module.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



#### 18.1.1.1 CAN off mode

When the CAN mode is set to 2b'00 and the CAN wake-up capability is disabled, or if the device is not in Normal mode, for example in LPON or LPOFF modes, and the wake-up capability is disabled, the CAN transceiver is in OFF mode. The CAN transceiver can also transition to OFF mode if RSTB or LIMP0 is asserted and the MCU has set the CAN\_FS\_DIS bit to 0.

In this mode, the normal and low-power receivers and the transmitter of the CAN transceiver are disabled, the CANH and CANL pins are set high ohmic, and the CANRXD pin is driven high.

### 18.1.1.2 CAN Wake-capable mode

The CAN transceiver is in Wake-capable mode as soon as the CAN mode is different from 2b'00 or as soon as the wake-up capability of the CAN is enabled, regardless of the device state once powered up.

In this mode, the CAN transmitter and the CAN normal receiver are disabled. Only the low-power wake-capable receiver is enabled to allow wake-up pattern detection and device wake up. The CANH and CANL pins are biased to ground via the common-mode input resistor  $R_{\text{CAN}\ IN}$  and the CANRXD pin is driven high.


FS2400

All information provided in this document is subject to legal disclaimers.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 18.1.1.3 CAN wake up

When the CAN transceiver is in Wake-capable mode, a valid CAN wake up is detected when a dominant – recessive – dominant pattern is observed on the CAN bus, where the dominant and recessive phases are longer than  $T_{CAN\_WU\_FILT}$ . The total pattern is valid only if it is shorter than the wake-up timeout time  $T_{CAN\_WU\_TO}$ .



# 18.1.1.4 CAN Listen-only mode

The CAN transceiver Listen-only mode is entered from Wake-capable mode when CAN mode is set to 2b'01 or when CAN mode is set to 2b'10 or 2b'11 and CANTXD is low (bus dominant). The device must be in Normal mode and no undervoltage on V3 must be detected.

In this mode, CANH and CANL pins are biased to 0.5 x V3 and CANTXD is maintained high by an internal pullup resistor R<sub>CANTXD PU</sub> connected to VDDIO.


The low-power wake-up receiver and the transmitter are disabled. Only the normal receiver is enabled. The device is only able of reporting the bus level to the CANRXD pin. The device is not able to transmit information from TXD to the bus.

#### **18.1.1.5 CAN Active mode**

The CAN transceiver Active mode is entered from Wake-capable or Listen-only mode when CAN mode is set to 2b'10 or 2b'11 and CANTXD is high (bus recessive). The device must be in Normal mode and no undervoltage on V3 should be detected. Ensure that the V3 supply is enabled before changing the CAN\_MODE[1:0] bits to any non-0b00 setting. When a TSD- or a CAN-dominant timeout is detected, the transceiver goes back to Listen-only mode and the transmitter is disabled.

In this mode, the normal receiver and the transmitter are enabled, and the low-power receiver is disabled. The device can transmit information from CANTXD to the CAN bus and report the bus level to the CANRXD pin.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



### 18.1.2 Electrical characteristics

### Table 24. CAN FD transceiver characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. V3 = V3\_UV to 5 V, unless otherwise specified. VDDIO = 1.8 V to 5.5 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                        | Description   | Min              | Тур    | Max            | Unit |
|-------------------------------|---|------------------|--------|----------------|------|
| Static characteristics        |   |                  |        | -              |      |
| CANTXD                        |   |                  |        |                |      |
| V <sub>CANTXD_IH</sub>        | CANTXD input threshold high   | 0.7 x<br>VDDIO   | -      | -              | V    |
| V <sub>CANTXD_IL</sub>        | CANTXD input threshold low  |                  | -      | 0.3 x<br>VDDIO | V    |
| R <sub>CANTXD_PU</sub>        | CANTXD pullup resistance  |                  | 200    | 400            | kΩ   |
| CANRXD                        | 7 7 7 8   | 1                |        | 1              |      |
| V <sub>CANRXD_OH</sub>        | CANRXD output high level, I <sub>OUT</sub> = -2 mA  | VDDIO<br>- 0.4 V | -      | -              | V    |
| V <sub>CANRXD_OL</sub>        | CANRXD output low level, I <sub>OUT</sub> = 2 mA  | -                | -      | 0.4            | V    |
| CAN Bus                       |   |                  |        | '              |      |
| V <sub>CANH_OUT_DOM</sub>     | CAN dominant output voltage on pin CANH, Active mode  | 2.75             | 3.5    | 4.5            | V    |
| V <sub>CANL_OUT_DOM</sub>     | CAN dominant output voltage on pin CANL, Active mode  | 0.5              | 1.5    | 2.25           | V    |
| V <sub>CAN_OUT_SYM</sub>      | CAN output voltage symmetry (V <sub>CANH</sub> + V <sub>CANL</sub> ), Active mode   | 0.9 x V3         | 1 x V3 | 1.1 x V3       | V    |
| V <sub>CAN_OUT_CM_PK</sub>    | CAN common mode peak-to-peak voltage, Active mode   | -                | -      | 300            | mV   |
|                               | CAN bus differential output voltage, Active mode, dominant state, V3 = 4.75 V to 5.5 V, Rcan = 50 $\Omega$ to 65 $\Omega$ | 1.5              | 2      | 3              | V    |
| V <sub>CAN_OUT_DIFF_DOM</sub> | CAN bus differential output voltage, Active mode, dominant state, V3 = 4.75 V to 5.5 V, Rcan = 45 $\Omega$ to 75 $\Omega$ | 1.4              | 2      | 3.3            | V    |
|                               | CAN bus differential output voltage, Active mode, dominant state, V3 = 4.75 V to 5.5 V, Rcan = 2240 $\Omega$              | 1.5              | -      | 5              | V    |

FS2400

All information provided in this document is subject to legal disclaimers.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 24. CAN FD transceiver characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. V3 = V3\_UV to 5 V, unless otherwise specified. VDDIO = 1.8 V to 5.5 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                        | Description  | Min      | Тур | Max  | Unit |
|-------------------------------|--|----------|-----|------|------|
| Static characteristics        |  |          |     |      |      |
| V <sub>CAN_OUT_DIFF_REC</sub> | CAN bus differential output voltage, Active mode and recessive state, or Listen-only mode, or Wake-capable mode, Rcan = no load                      | -50      | 7-6 | 50   | mV   |
| V <sub>CAN_OUT_REC_ACT</sub>  | CAN recessive output voltage, Active mode, no load   | 2        | - 7 | 3    | V    |
| V <sub>CAN_OUT_REC_WC</sub>   | CAN recessive output voltage, Wake-capable mode, no load   | -0.1     | 0   | 0.1  | V    |
| V <sub>CAN_OUT_DIFF_REC</sub> | CAN bus differential output voltage, Wake-capable mode, recessive state, no load   | -0.2     | 0   | 0.2  | V    |
| V <sub>CAN_OUT_REC_LO</sub>   | CAN recessive output voltage, Listen-only mode, no load, V3 = 0 V  | 2        | 2.5 | 3    | V    |
| V <sub>CAN_IN_DIFF</sub>      | CAN differential receiver threshold voltage, Active or Listen-only mode  | 0.5      | 0.7 | 0.9  | V    |
| V <sub>CAN_IN_DIFF_LP</sub>   | CAN differential low power receiver threshold voltage. Wake-canable  |          | 0.7 | 1.15 | V    |
| V <sub>CAN_IN_DIFF_HYST</sub> | V <sub>CAN_IN_DIFF_HYST</sub> CAN differential receiver hysteresis voltage, Active or Listen-only mode   |          | 200 | 400  | mV   |
| V <sub>CAN_IN_DIFF_REC</sub>  | CAN recessive state differential input voltage range, Active or Listen-<br>only mode   |          | -   | 0.5  | V    |
| V <sub>CAN_IN_DIFF_DOM</sub>  | V <sub>CAN_IN_DIFF_DOM</sub> CAN dominant state differential input voltage range, Active or Listenonly mode  |          | -   | 8    | V    |
| R <sub>CAN_IN_CM</sub>        | CAN common mode input resistance, Active mode  | 6        | -   | 50   | kΩ   |
| R <sub>CAN_IN_DIFF</sub>      | CAN differential input resistance  | 12       |     | 100  | kΩ   |
| $\Delta R_{CAN\_IN}$          | CAN input resistance deviation   | -3       | -   | 3    | %    |
| C <sub>CAN_IN_CM</sub>        | CAN Common mode input capacitance  | -        | -   | 120  | pF   |
| C <sub>CAN_IN_DIFF</sub>      | CAN differential input capacitance   | -        | -   | 10   | pF   |
| I <sub>CANH_OUT_SC</sub>      | CANH short circuit output current, Active mode, dominant state, V3 = 5 V, V <sub>CANH</sub> = -15 V to 27 V  | -115     | -   | -    | mA   |
| I <sub>CANL_OUT_SC</sub>      | CANL short circuit output current, Active mode, dominant state, V3 = 5 V, V <sub>CANL</sub> = -15 V to 40 V  | -        | -   | 115  | mA   |
| I <sub>CAN_OUT_REC</sub>      | CAN recessive output current, recessive state, V <sub>CANH</sub> = V <sub>CANL</sub> = -27 V to 32 V   | -3       | -   | 3    | mA   |
| I <sub>CAN_ACT_DOM</sub>      | CAN current consumption, Active mode, dominant state, Tj = 150 °C, V3 = 5 V  | -        | -   | 60   | mA   |
| I <sub>CAN_ACT_REC</sub>      | CAN current consumption, Active mode, recessive state, Tj = 150 °C, V3 = 5 V   | 1        | 4   | 7    | mA   |
| I <sub>CAN_WU</sub>           | CAN current consumption, wake-up capability, Tj = 85 °C, VBOS = 5 V  | 1        | 3   | 10   | μA   |
| I <sub>QCAN_IN</sub>          | CAN input leakage current  | -10      | -   | 10   | μA   |
| ynamic characteris            | tics   | <u> </u> | 1   |      |      |
| T <sub>CAN_EN</sub>           | Setup time needed when going to Active mode of the transceiver before sending data.  | 15       | 17  | 19   | μs   |
| T <sub>CAN_DOM_TO</sub>       | CAN CANTXD dominant timeout time   | 0.8      | -   | 9    | ms   |
| T <sub>CAN_LOOP</sub>         | CAN loop delay time from CANTXD to CANRXD, $C_{CANRXD} = 15$ pF, $R_{CAN} = 45$ $\Omega$ to 70 $\Omega$ , $C_{CAN} = 100$ pF, $F_{CANTXD} < 2.5$ MHz | -        | -   | 255  | ns   |

FS2400

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 24. CAN FD transceiver characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. V3 = V3\_UV to 5 V, unless otherwise specified. VDDIO = 1.8 V to 5.5 V, unless otherwise specified. All voltages referenced to ground.


| Symbol   | Description                                    |     | Тур | Max | Unit |
|--|--|-----|-----|-----|------|
| Static characteristics   |  | 1   | 1   | '   | '    |
| T <sub>CAN_TX2BUS_DOM</sub>  | CAN delay time from CANTXD to bus dominant     | -   | 7 - | 180 | ns   |
| T <sub>CAN_TX2BUS_REC</sub>  | CAN delay time from CANTXD to bus recessive    | -   | - ( | 180 | ns   |
| T <sub>CAN_BUS2RX_DOM</sub>  | CAN delay time from bus dominant to CANRXD     | 2-0 | -   | 180 | ns   |
| T <sub>CAN_BUS2RX_REC</sub> CAN delay time from bus recessive to CANRXD  |  | (-) | 40  | 180 | ns   |
| T <sub>CAN_BIT_RX_2M</sub>   | CAN received recessive bit width @ 2 Mbps      | 400 | 500 | 550 | ns   |
| T <sub>CAN_BIT_RX_5M</sub>   | CAN received recessive bit width @ 5 Mbps      | 120 | 200 | 220 | ns   |
| T <sub>CAN_BIT_BUS_2M</sub> CAN transmitted recessive bit width @ 2 Mbps |  | 435 | 500 | 530 | ns   |
| T <sub>CAN_BIT_BUS_5M</sub>  | CAN transmitted recessive bit width @ 5 Mbps   | 155 | 200 | 210 | ns   |
| ΔT <sub>CAN_BIT_RXBUS_2M</sub>   | CAN receiver timing symmetry @ 2 Mbps          | -65 | -   | 40  | ns   |
| ΔT <sub>CAN_BIT_RXBUS_5M</sub> CAN receiver timing symmetry @ 5 Mbps     |  | -45 | -   | 15  | ns   |
| T <sub>CAN_WU_FILT</sub>   | CAN recessive/dominant filter time for wake-up | 0.5 | 1.4 | 1.8 | us   |
| T <sub>CAN_WU_TO</sub>   | CAN wake-up timeout time                       | 0.8 | -   | 10  | ms   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 19 Safety

# 19.1 Functional description

The FS24 includes multiple safety mechanisms to guarantee the functional safety of the system and reach up to ASIL B level. Safety features are configurable, either by OTP or by SPI, allowing scalability depending on the application needs. FS24 also provides an on-demand ABIST to cover latent faults.



# 19.2 Watchdog

A watchdog is implemented through the SPI bus to continuously check the microcontroller software activity and its ability to perform basic computing. FS24 checks by awaiting a specific answer from the microcontroller during a predefined period called the watchdog window. The first half of the watchdog window is said *closed* and the second half is said *open*.

A good watchdog refresh is a good watchdog answer during the open window. A bad watchdog refresh is a bad watchdog answer during the open window, no watchdog refresh during the open window or a good watchdog answer during the closed window. After a good or a bad watchdog refresh, a new window period starts immediately for the microcontroller to keep the synchronization with the windowed watchdog. The first good watchdog refresh closes the initialization phase of the FS24. Then the watchdog window is running and the microcontroller must refresh the watchdog in the open window of the watchdog window period.

The watchdog functionality can be enabled or disabled by OTP with WD\_INF\_OTP bit. The duration of the watchdog window is configurable from 1 ms to 16384 ms with the WDW\_PERIOD[3:0] SPI bits. The new watchdog window is effective after the next watchdog refresh. The watchdog window can be disabled only during the initialization phase of the FS24. The watchdog disable is effective when the initialization phase is closed. The watchdog configuration requires the MCU to write in FS\_WDW\_CFG registers.

In LPON mode, the watchdog stays enabled or is disabled depending on WD\_DIS\_LPON bit (configurable during INIT phase). When enabled in LPON, the watchdog operates in Timeout mode.

The watchdog uses two keys, 0x5AB2 (default value after POR) and 0xD564 to validate the answer. The key is stored in the WD\_TOKEN register, and is changed alternatively after each good WD refresh.

The MCU reads the WD\_TOKEN register and writes the correct answer (WD\_TOKEN register value) through the SPI in WD\_ANSWER register, in the right timing. The WD error counter is incremented when the answer is wrong or not given at the right moment, or not given at all at the end of the watchdog period.

FS2400

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

When the watchdog is disabled (for example, RSTb event or transition to LPON with WD\_DIS\_LPON = 1), the watchdog configuration is reset as it would be after a POR. The watchdog token is set to 0x5AB2,the window period is set to 256 ms, and the watchdog type is set to timeout watchdog.

Table 25. Watchdog window period configuration

| WDW_PERIOD[3:0] | Watchdog window period         |  |
|-----------------|--------------------------------|--|
| 0000            | DISABLE (infinite open window) |  |
| 0001            | 1 ms                           |  |
| 0010            | 2 ms                           |  |
| 0011            | 4 ms                           |  |
| 0100            | 8 ms                           |  |
| 0101            | 16 ms                          |  |
| 0110            | 32 ms                          |  |
| 0111            | 64 ms                          |  |
| 1000            | 128 ms                         |  |
| 1001 (default)  | 256 ms                         |  |
| 1010            | 512 ms                         |  |
| 0011            | 1024 ms                        |  |
| 1100            | 2048 ms                        |  |
| 1101            | 4096 ms                        |  |
| 1110            | 8192 ms                        |  |
| 1111            | 16384 ms                       |  |

# 19.2.1 Watchdog selection

Two types of watchdog monitoring, timeout and window watchdog, are implemented and can be selected and changed during operation by SPI using WDW\_EN bit.

Table 26. Watchdog type configuration

| WDW_EN | Watchdog type selection    |
|--------|----------------------------|
| 0      | Timeout watchdog (default) |
| 1      | Window watchdog            |

# 19.2.1.1 Timeout watchdog

The timeout watchdog is the default configuration at start up. In this mode, the watchdog period is considered fully open, and the MCU writes the correct value in WD\_ANSWER register before the period ends. If the answer is wrong, or if the answer is not sent before the watchdog timer overflows, the WD error counter is incremented and WD\_NOK\_I flag is set to 1.

### 19.2.1.2 Window watchdog

The window watchdog can be enabled by SPI by setting WDW\_EN bit at 1. In this mode, the watchdog period is divided in two. The first half is said *closed* and the second is said *open*. The MCU writes the correct value in WD\_ANSWER register during the open window. If the answer is wrong, or if the answer is sent during the closed window, or if the answer is not sent before the watchdog timer overflows, the WD error counter is incremented and WD\_NOK\_I flag is set to 1.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver




Table 27. Watchdog answer and refresh validation

| SPI            | Windo  | Window WD |               |
|----------------|--------|-----------|---------------|
| Jri            | CLOSED | OPEN      | (always open) |
| BAD key        | WD_NOK | WD_NOK    | WD_NOK        |
| GOOD key       | WD_NOK | WD_OK     | WD_OK         |
| None (timeout) | N/A    | WD_NOK    | WD_NOK        |

# 19.2.2 Watchdog error counter

A watchdog error counter is implemented in the device to filter the incorrect watchdog refresh. Each time a watchdog failure occurs, the device increments this counter by 2. The watchdog error counter is decremented by 1 each time the watchdog is properly refreshed. This principle ensures a cyclic OK/NOK behavior converges to a failure detection.


To allow flexibility in the application, the maximum value of this counter is configurable with the WD\_ERR\_LIMIT[1:0] bits during the INIT phase.

Table 28. Watchdog error counter limit configuration

| WD_ERR_LIMIT[1:0] | Watchdog error counter value |
|-------------------|------------------------------|
| 00                | 8                            |
| 01 (default)      | 6                            |
| 10                | 4                            |
| 11                | 2                            |
| Reset condition   | POR                          |

The watchdog error counter value can be read by the MCU for diagnostic with the WD\_ERR\_CNT[3:0] bits.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



### 19.2.3 Watchdog refresh counter

The watchdog refresh counter is used to decrement the fault error counter. Each time the watchdog is properly refreshed, the watchdog refresh counter is incremented by 1. Each time the watchdog refresh counter reaches its maximum value (6 by default) and if next WD refresh is also good, the fault error counter is decremented by 1. Whatever the position the watchdog refresh counter is in, each time there is a wrong refresh watchdog, the watchdog refresh counter is reset to 0.


To allow flexibility in the application, the maximum value of this watchdog refresh counter is configurable with the WD\_RFR\_LIMIT[1:0] bits during the INIT\_FS phase.

Table 29. Watchdog refresh counter limit configuration

| WD_RFR_LIMIT[1:0] | Watchdog refresh counter value |
|-------------------|--------------------------------|
| 00 (default)      | 6                              |
| 01                | 4                              |
| 10                | 2                              |
| 11                | 1                              |
| Reset condition   | POR                            |

The watchdog refresh counter value can be read by the MCU for diagnostic with the WD\_RFR\_CNT[2:0] bits.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



### 19.2.4 Watchdog error impact

When the watchdog error counter reaches its maximum value, in Normal mode or in LPON mode, the fail-safe reaction on RSTB or LIMP0 is configurable with the WD\_RSTB/LIMP0\_IMPACT bits during the INIT phase. If it happens in LPON mode, the device also wakes up.

Table 30. Watchdog error impact configuration

| WD_RSTB/LIMP0_IMPACT | WD impact on RSTB/LIMP0        |
|----------------------|--------------------------------|
| 0                    | No effect on the pin           |
| 1 (default)          | The pin RSTB/LIMP0 is asserted |
| Reset condition      | POR                            |

# 19.2.5 Watchdog electrical characteristics

Table 31. Watchdog electrical characteristics

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                   | Parameter   | Min | Тур | Max  | Unit |
|--------------------------|---|-----|-----|------|------|
| Watchdog                 |   |     |     |      |      |
| WD <sub>PER_ACC</sub>    | ER_ACC Watchdog period accuracy                     |     | -   | 10   | %    |
| WD <sub>DUTY_CYCLE</sub> | WD <sub>DUTY_CYCLE</sub> Window watchdog duty cycle |     | 50  | 52.5 | %    |

# 19.3 Voltage supervisor

The voltage supervisor is in charge of overvoltage and undervoltage monitoring of all the supply generated by the FS24, Vx (x = 1, 3), and of VMON\_EXT input pin. When an overvoltage occurs on an FS24 regulator, the regulator is switched off until the fault is removed. The overvoltage monitoring is activated before the power-up slots start. The undervoltage monitoring is activated once the device is in Normal mode. UV/OV flags are then reported accordingly. VMON0 monitoring on VMON EXT pin is enabled by OTP (V0MON EN OTP).

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 19.3.1 V0MON (VMON\_EXT) monitoring

VMON\_EXT input pin can be connected to an external regulator. The regulator connected to VMON\_EXT must be at least 1 V to be compatible with overvoltage and undervoltage monitoring thresholds. An external resistor bridge must be used to divide the regulator voltage if higher than 1 V. The resistor bridge middle point voltage must be set to 1 V. The external resistors accuracy must be at least  $\pm 1$  %, to ensure a total accuracy of  $\pm 2.5$  % with the internal thresholds accuracy ( $\pm 1.5$  %).

The MCU can monitor VMON EXT pin voltage using the AMUX by selecting channel 18, see Section 15.3.

### 19.3.2 VxMON monitoring (x = 1, 3)

V1 and V3 regulators are monitored via the corresponding V1 and V3 pins, which also serve as feedback pins. The expected voltage for each regulator is automatically selected based on the OTP output voltage configuration.

Each voltage monitoring channel is connected to a pulldown resistor to detect an undervoltage in case of disconnection.

The VxMON UV/OV threshold have ±1 % accuracy (trimmed at 5 V setting, 5 % VMON threshold).

#### 19.3.3 VxMON UV/OV threshold

The OV and UV thresholds are configured independently for each VxMON (x = 0, 1, 3) by OTP at VxMON\_UVTH\_OTP[3:0] and VxMON\_OVTH\_OTP[3:0]. UV thresholds are configurable from 96.5 % to 91.5 % and OV thresholds are configurable from 102.5 % to 110 %. When a regulator is configured at 5 V, five additional UV thresholds are available at 62 %, 63.5 %, 64 %, 64.5 %, and 65 %.

Table 32. VMON UV/OV threshold configuration

| VMONx_UVTH_OTP[3:0] VMONx_OVTH_OTP[3:0] | VMONx undervoltage threshold configuration | VMONx overvoltage threshold configuration |
|---|--|---|
| 0000                                    | 65 %                                       | 102.5 %                                   |
| 0001                                    | 64.5 %                                     | 103.0 %                                   |
| 0010                                    | 96.5 %                                     | 103.5 %                                   |
| 0011                                    | 96.0 %                                     | 104.0 %                                   |
| 0100                                    | 95.5 %                                     | 104.5 %                                   |
| 0101                                    | 95.0 %                                     | 105.0 %                                   |
| 0110                                    | 94.5 %                                     | 105.5 %                                   |
| 0111                                    | 94.0 %                                     | 106.0 %                                   |
| 1000                                    | 93.5 %                                     | 106.5 %                                   |
| 1001                                    | 93.0 %                                     | 107.0 %                                   |
| 1010                                    | 92.5 %                                     | 107.5 %                                   |
| 1011                                    | 92.0 %                                     | 108.0 %                                   |
| 1100                                    | 91.5 %                                     | 108.5 %                                   |
| 1101                                    | 64 %                                       | 109.0 %                                   |
| 1110                                    | 63.5 %                                     | 109.5 %                                   |
| 1111                                    | 62 %                                       | 110.0 %                                   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 19.3.4 VxMON deglitch time

The OV and UV deglitch times are configured independently by OTP at VxMON\_UVDGLT\_OTP[1:0] and VxMON\_OVDGLT\_OTP.

Table 33. VMON deglitch time configuration

| VxMON_UVDGLT_OTP[1:0] | UV detection time | VxMON_OVDGLT_OTP | OV detection time |
|-----------------------|-------------------|------------------|-------------------|
| 00                    | 5 µs              | 0                | 25 µs             |
| 01                    | 15 µs             | 1                | 45 µs             |
| 10                    | 25 µs             |                  | 6                 |
| 11                    | 40 µs             | 4                | . 😽               |

### 19.3.5 VxMON safety reaction (impact)

When an overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB and LIMP0 is configurable with VxMON\_OV/UV\_RSTB/LIMP0\_IMPACT bits during the INIT phase, for each monitoring input. The reactions of RSTB pin can be preconfigured by OTP.

# 19.3.6 V1UVLP monitoring

In LPON mode, all the VxMON monitoring is disabled. Only V1 is monitored for undervoltages at V1\_UVLP, which is configurable using the V1UVLP\_TH\_OTP OTP bit. In case the V1 voltage goes lower than this threshold, the device goes into fail-safe state (not configurable), and V1\_UVLP\_WU bit is set to 1.

V1 is also monitored for V1UVLP when the device powers up after a wake up from LPON, and during a cold start after T<sub>SOFT\_START\_V1</sub>. If at the end of the softstart V1 is still under V1UVLP threshold, then the device goes into fail-safe state.

### 19.3.7 Electrical characteristics

Table 34. VxMON electrical characteristics

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                                 | Parameter   | Min | Тур               | Max | Unit |
|--|---|-----|-------------------|-----|------|
| VxMON (x from 0                        | to 3)   |     |                   |     |      |
| VxMON_OVTH VxMON overvoltage threshold |   | -   | 102.5+0.5*code_ov | -   | %    |
| VxMON_UVTH                             | VxMON undervoltage thresholds (code_uv = 0010 to 1100)              | -   | 96.5-0.5*code_uv  | -   | %    |
|  | VxMON undervoltage threshold at 5 V output voltage (code_uv = 0000) | -   | 65                | -   | %    |
|  | VxMON undervoltage threshold at 5 V output voltage (code_uv = 0001) | -   | 64.5              | -   | %    |
|  | VxMON undervoltage threshold at 5 V output voltage (code_uv = 1101) | -   | 64                | -   | %    |
|  | VxMON undervoltage threshold at 5 V output voltage (code_uv = 1110) | -   | 63.5              | -   | %    |
|  | VxMON undervoltage threshold at 5 V output voltage (code_uv = 1111) | -   | 62                | -   | %    |
| VxMON <sub>OV_ACC</sub>                | V0MON OV threshold maximum accuracy                                 | -1  | -                 | 1   | %    |
| VxMON <sub>UV_ACC</sub>                | V0MON UV threshold maximum accuracy                                 | -1  | -                 | 1   | %    |
| T <sub>OV_DGLT</sub>                   | VxMON overvoltage deglitch time<br>(VxMON_OVDGLT_OTP = 0)           | 20  | 25                | 30  | μs   |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 34. VxMON electrical characteristics...continued

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                        | Parameter   | Min  | Тур   | Max  | Unit |
|-------------------------------|---|------|-------|------|------|
|                               | VxMON overvoltage deglitch time (VxMON_OVDGLT_OTP = 1)                              | 40   | 45    | 50   | μs   |
|                               | VxMON undervoltage deglitch time (VxMON_UVDGLT_<br>OTP[1:0] = 00)                   | 2.5  | 5     | 7.5  | μs   |
| T <sub>UV_DGLT</sub>          | VxMON undervoltage deglitch time (VxMON_UVDGLT_OTP[1:0] = 01)                       | 10   | 15    | 20   | μs   |
|                               | VxMON undervoltage deglitch time<br>(VxMON_UVDGLT_OTP[1:0] = 10)                    | 20   | 25    | 30   | μs   |
|                               | VxMON undervoltage deglitch time<br>(VxMON_UVDGLT_OTP[1:0] = 11)                    | 35   | 40    | 45   | μs   |
| VxMON (x = 1, 3)              |   |      |       |      |      |
| VxMON <sub>RPD</sub>          | VxMON internal passive pulldown   | 100  | 250   | 400  | kΩ   |
| T <sub>OV_DGLT_START_UP</sub> | V1MON OV deglitcher time when V1MON_OVTH_<br>OTP[3:0] is forced to 110 % at startup | 1    | 2     | 3    | μs   |
| V0MON                         |   | NO   |       | ,    |      |
| V0MON <sub>RPD</sub>          | V0MON internal passive pulldown   | 1    | 2     | 4    | МΩ   |
| V1UVLP                        | 6 1 1   | 0    | 7     | ,    |      |
| V1UVLP                        | V1_UVLP detection threshold (V1UVLP_TH_OTP=1)                                       | 3.0  | 3.065 | 3.13 | V    |
| VIOVEP                        | V1_UVLP detection threshold (V1UVLP_TH_OTP=0)                                       | 1.77 | 1.8   | 1.83 | V    |
| T <sub>V1UVLP_FILT</sub>      | V1_UVLP filtering time  | 0.26 | 2     | 6    | us   |

# 19.4 External IC monitoring

To monitor another device (on top of the microcontroller) in the application, the HVIO1 pin can be configured as a digital input. This external IC monitoring feature is enabled by OTP. As soon as this feature is activated, the HVIO1 pin is used to monitor an external IC.

This monitoring is active in Normal mode. A transition detected at HVIO1 pin indicates an error from the external IC.

During the initialization phase of the FS24, various parameters can be configured if an external IC must be monitored in the application:

- Polarity of the fault signal, configurable with ERRMON FLT POLARITY bit during the initialization phase
- · Desired reaction on RSTB and LIMP0
- · Time allowed to the microcontroller for receiving error acknowledgment

When an error is detected, the microcontroller should acknowledge the FS24 device. If the acknowledgment is not received by the FS24 within the predefined time, the FS24 asserts LIMP0 and/or RSTB pin as defined during the initialization phase.

The following tables, <u>Table 35</u>, <u>Table 36</u>, <u>Table 37</u>, <u>Table 38</u>, <u>Table 39</u>, <u>Table 40</u>, depict the different SPI bits used by this external IC monitoring function:

Table 35. Signal polarity to detect an error on HVIO1 pin

| ERRMON_FLT_POLARITY | Condition to detect a fault |  |
|---------------------|-----------------------------|--|
| 0 (default)         | High to low level           |  |

FS2400

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 35. Signal polarity to detect an error on HVIO1 pin...continued

| ERRMON_FLT_POLARITY | Condition to detect a fault |  |
|---------------------|-----------------------------|--|
| 1                   | Low to high level           |  |

#### Table 36. Reaction when an error is detected HVIO1 pin

| ERRMON_FS_REACTION | Reaction                                  |  |  |
|--------------------|---|--|--|
| 0                  | Error on HVIO1 pin asserts LIMP0 only     |  |  |
| 1 (default)        | Error on HVIO1 pin asserts LIMP0 and RSTB |  |  |

# Table 37. Allowed time before receiving microcontroller acknowledge when an external IC error is detected

| ERRMON_ACK_TIME[1:0] | Time allowed for acknowledgment |
|----------------------|---------------------------------|
| 00                   | 0 ms                            |
| 01 (default)         | 8 ms                            |
| 10                   | 16 ms                           |
| 11                   | 32 ms                           |

Table 38. Error flag for external IC monitoring

| ERRMON | Error flag on HVIO1  |
|--------|--|
| 0      | No error detected by FS24  |
| 1      | Error detected. FS24 is waiting for an acknowledgment within the allowed time. |

### Table 39. Acknowledgment from MCU register

| ERRMON_ACK | Error flag on HVIO1                        |
|------------|--|
| 0          | No error reported by MCU                   |
| 1          | Error detected and reported to FS24 by MCU |

The acknowledgment by the MCU is done through SPI communication according to Figure 39:

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver




Table 40. External IC monitoring electrical characteristics

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. V<sub>SUP</sub> = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                     | Description                        | Min            | Тур | Max            | Unit |
|----------------------------|------------------------------------|----------------|-----|----------------|------|
| Electrical characteristics |                                    |                |     |                |      |
| V <sub>IH_ERRMON</sub>     | High-level input voltage threshold | 0.7 x<br>VDDIO | -   | -              | V    |
| V <sub>IL_ERRMON</sub>     | Low-level input voltage threshold  | -              | -   | 0.3 x<br>VDDIO | V    |
| V <sub>IN_HYS_ERRMON</sub> | Threshold hysteresis               | 100            | -   | -              | mV   |
| t <sub>ERRMON_ERR</sub>    | Filtering time                     | 4              | 6   | 8              | μs   |
| terrmon_ack_acc            | Acknowledgment counter accuracy    | -10            | -   | 10             | %    |
| R <sub>PD_ERRMON</sub>     | ERRMON pulldown resistor value     | 200            | 400 | 800            | kΩ   |

# 19.5 Fault management

#### 19.5.1 Fault error counter

The FS24 integrates a configurable fault error counter, which is counting the number of faults related to the device and also caused by external events. The fault error counter starts at 1 after a POR or resuming from LPON or LPOFF. The final value of the fault error counter is used to transition in fail-safe state (all safety pins asserted). The maximum value of this counter is configurable with the FLT\_ERR\_LIMIT[1:0] bits during the INIT phase.

Table 41. Fault error counter configuration

| FLT_ERR_LIMIT[1:0] | Fault error counter max value configuration | Fault error counter intermediate value |
|--------------------|---|--|
| 00                 | 2   | 1                                      |
| 01 (default)       | 6   | 3                                      |
| 10                 | 8   | 4                                      |
| 11                 | 12  | 6                                      |
| Reset condition    | POR   |  |


FS2400

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

The fault error counter has two output values: intermediate and final. The intermediate value can be used to force LIMP0 activation or generate a RSTB pulse according to the FLT\_MID\_RSTB/LIMP0\_IMPACT bits configuration (INIT phase).

Table 42. Fault error counter fail-safe impact

| FLT_MID_RSTB/LIMP0_IMPACT |                 | Intermediate value impact on RSTB/LIMP0 |  |
|---------------------------|-----------------|---|--|
|                           | 0               | No effect on the pin                    |  |
|                           | 1 (default)     | The pin RSTB/LIMP0 is asserted          |  |
|                           | Reset condition | POR                                     |  |



### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



#### 19.5.2 Fault source and reaction

In normal operation when LIMP0 and RSTB are released, the fault-error counter is incremented when a fault is detected by the FS24 state machine. <u>Table 43</u> lists all the faults and their impact on RSTB and LIMP0 pins according to the device configuration. The faults that are configured to not assert RSTB and LIMP0 will not increment the fault-error counter. In that case, only the flags are available for MCU diagnostic. The fault-error counter is incremented by 1, each time the RSTB and/or LIMP0 pin is asserted.

In Orange, the reaction is not configurable.

All information provided in this document is subject to legal disclaimers.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

In Green, the reaction is configurable by OTP and SPI for RSTB and by SPI for LIMP0 in INIT mode.

Table 43. Application related fail-safe fault list and reaction

| Mode               | Fault source                          | FLT_ERR<br>_CNT | RSTB assertion       | LIMP0 assertion       |
|--------------------|---------------------------------------|-----------------|----------------------|-----------------------|
|                    | VxTSD & CONF_<br>TSD_Vx_OTP           | = Max           | Yes                  | Yes                   |
|                    | VxMON OV                              | +1              | VxMON_OV_RSTB_IMPACT | VxMON_OV_LIMP0_IMPACT |
|                    | VxMON UV                              | +1              | VxMON_UV_RSTB_IMPACT | VxMON_UV_LIMP0_IMPACT |
|                    | FLT_ERR_CNT = MID VALUE               | No change       | FLT_MID_RSTB_IMPACT  | FLT_MID_LIMP0_IMPACT  |
| Slot 0 to          | WD_ERR_CNT =<br>WD_ERR_LIMIT          | +1              | WD_RSTB_IMPACT       | WD_LIMP0_IMPACT       |
| normal state       | External reset (out of extended RSTB) | +1              | No No                | No                    |
|                    | RSTB short to high                    | No change       | No                   | Yes                   |
|                    | RSTB short 8 s                        | = Max           | Yes                  | Yes                   |
|                    | LIMP0 short to high                   | No change       | Yes                  | No (shorted high)     |
|                    | INIT_CRC_NOK                          | +1              | No                   | INIT_CRC_LIMP0_IMPACT |
|                    | 1MHz_STUCK_AT                         | No change       | Yes                  | Yes                   |
|                    | V1_UVLP                               | No change       | Yes                  | Yes                   |
| LPON state         | WD_ERR_CNT =<br>WD_ERR_LIMIT          | No change       | WD_RSTB_IMPACT       | WD_LIMP0_IMPACT       |
|                    | No fault                              | = 1             | No                   | No                    |
| LPOFF state        | No fault                              | = 1             | Yes by default       | No                    |
| Fail-safe<br>state | State machine in fail-safe            | = 1             | Yes by default       | Yes by default        |

#### 19.5.3 Fail-safe mode

FS24 enters in Fail-safe (FS) mode when:

- The fault error counter reaches its maximum value (not configurable)
- · VBOS UV is detected
- RSTB is asserted low for 8 s (if enabled by OTP)
- VxOV is detected (if configured by OTP)
- VxTSD is detected (if configured by OTP)
- V1UVLP is detected in LPON mode or during transition from LPON mode to Normal mode
- When the first fault is detected (if configured by OTP)

In Fail-safe mode, all the regulators are turned OFF, the high-power analog circuitry is disabled, the 20 MHz oscillator is disabled, the OV/UV monitoring are masked and FS EVT bit is set to 1.

The fault error counter is reset to 1 and disabled.

The device exits the fail-safe state after T<sub>FS\_DUR</sub> time. If FS\_LPOFF\_OTP bit is set to 1, the device exits FS state and goes to LPOFF. Otherwise it goes back to power-up sequence.

Table 44. Fail-safe state electrical characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol    | Parameter | Min | Тур | Max | Unit |
|-----------|-----------|-----|-----|-----|------|
| Fail-safe |           |     |     |     |      |

FS2400 All information provided in this document is subject to legal disclaimers

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 44. Fail-safe state electrical characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol              | Parameter  | Min       | Тур      | Max        | Unit    |
|---------------------|--|-----------|----------|------------|---------|
| T <sub>FS_DUR</sub> | Fail-safe state duration  • FS_DUR_CFG_OTP = 0  • FS_DUR_CFG_OTP = 1 | 90<br>3.6 | 100<br>4 | 110<br>4.4 | ms<br>s |

# 19.6 RSTB, LIMP0


Two safety output pins, RSTB and LIMP0, are implemented in order to guarantee the safe state of the system. All of those safety outputs are active low.

RSTB is activated during power up and can only be released when the device is in Normal mode. LIMP0 is released at startup and is only asserted when a fault occurs.

The two pins are managed independently in parallel of the main-state machine.

### 19.6.1 RSTB

RSTB is an open-drain output that can be connected in the application to the reset of the MCU. RSTB requires an external pullup resistor to VDDIO. An internal pulldown RSTB<sub>RPD</sub> ensures RSTB low level in LPOFF mode and in Power-up/Power-down mode. Redundant supplies of RSTB driver ensures that the pin will be driven low when VSUP is lost. When RSTB is stuck low for more than RSTB<sub>T8S</sub>, the device transitions in Fail-safe mode. RSTB assertion depends on the device configuration during INIT phase. The configurations can be preselected by OTP. RSTB can also be asserted at MCU request by SPI, to check the correct HW connection.



A 1 ms or 10 ms delay is added before RSTB is released, depending on RSTB DUR bit (preselectable by OTP) to accommodate specific MCU requirement asking for voltage supply stabilization before RSTB is released.

Table 45. RSTB electrical characteristics

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                            | Parameter                             | Min | Тур | Max | Unit |  |
|-----------------------------------|---------------------------------------|-----|-----|-----|------|--|
| Static electrical characteristics |                                       |     |     |     |      |  |
| RSTB <sub>VIL</sub>               | Low-level Input voltage               | -   | -   | 0.7 | V    |  |
| RSTB <sub>VIH</sub>               | High-level Input voltage              | 1.5 | -   | -   | V    |  |
| RSTB <sub>VOL</sub>               | Low-level output voltage (I = 2.0 mA) | -   | -   | 0.4 | V    |  |
| RSTB <sub>RPD</sub>               | Internal pulldown resistor            | 0.9 | 2   | 4   | МΩ   |  |
| RSTB <sub>ILIM</sub>              | Current limitation                    | 4   | -   | 22  | mA   |  |

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 45. RSTB electrical characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                   | Parameter   | Min      | Тур | Max | Unit |
|--------------------------|---|----------|-----|-----|------|
| Dynamic electrical       | characteristics   |          | ,0  |     |      |
| RSTB <sub>TFB</sub>      | Feedback filtering time   | 8        | 10  | 15  | us   |
| RSTB <sub>TSC</sub>      | Short- to high-detection timer  | 500      | 650 | 800 | us   |
| RSTB <sub>TLG</sub>      | Long pulse (configurable with RSTB_DUR bit)   | 9        | \   | 11  | ms   |
| RSTB <sub>TST</sub>      | Short pulse (configurable with RSTB_DUR bit)  | 0.9      | -   | 1.1 | ms   |
| RSTB <sub>T8S</sub>      | 8 second timer  | 7        | 8   | 9   | s    |
| RSTB <sub>TFALL</sub>    | Fall time (pullup to VDDIO = 5 V, 1 nF output capacitor)                                | <u> </u> |     | 8   | us   |
| RSTB <sub>TRELEASE</sub> | Time to release RSTB from POR or LPOFF - with all slots used - with RSTB_DUR = 1 (1 ms) | 00-0     | 4   | 6   | ms   |
| External componer        | nts   | Y        |     |     |      |
| RSTB <sub>RPU</sub>      | External pullup resistor to VDDIO (nominal)   |          | 5.1 | -   | kΩ   |
| RSTB <sub>COUT</sub>     | External filtering capacitor (optional depending on the EMC requirements)               |          | 1   | -   | nF   |

### 19.6.2 LIMP0 as a safety output

LIMP0 is an open-drain output that can be used to transition the system in safe state. It is released high by default. It is asserted low in case of fault and depending on the fault impact configuration. In Low-power modes (LPON and LPOFF), LIMP0 works as it does in Normal mode.

LIMP0 requires an external pullup resistor to VSUP or VDDIO, a 10 nF filtering capacitor to GND for immunity when LIMP0 is a local pin, and an additional RC network when LIMP0 is a global pin to be robust against ESD GUN and ISO 7637 transient pulses. A weak internal pulldown RPD ensures LIMP0 low level in case of pin lift. An internal pulldown RPD STUP ensures LIMP0 is released at startup

LIMP0 assertion depends on the device configuration during INIT phase. LIMP0 can also be asserted at MCU request by SPI, to check the correct HW connection.




Table 46. LIMP0 electrical characteristics

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                            | Parameter | Min | Тур | Max | Unit |
|-----------------------------------|-----------|-----|-----|-----|------|
| Static electrical characteristics |           |     |     |     |      |

S2400

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 46. LIMPO electrical characteristics...continued

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                 | Parameter   | Min  | Тур | Max        | Unit |
|------------------------|---|------|-----|------------|------|
| LIMP0 <sub>VIL</sub>   | Low-level Input voltage LIMP0_TH_SEL = 0 LIMP0_TH_SEL = 1       |      | 27- | 0.7<br>2   | V    |
| LIMP0 <sub>VIH</sub>   | High-level Input voltage LIMP0_TH_SEL = 0 LIMP0_TH_SEL = 1      | 1.5  |     | ) <u>.</u> | V    |
| LIMP0 <sub>VOL</sub>   | Low-level output voltage (I = 2.0 mA)                           |      | 50  | 0.4        | V    |
| LIMP0 <sub>RPD</sub>   | Internal pulldown resistor                                      | A 1  | 2   | 4          | ΜΩ   |
| LIMP0 <sub>ILIM</sub>  | Current limitation  | 4    |     | 22         | mA   |
| Dynamic electrica      | al characteristics  | 40 C | 0   |            | '    |
| LIMP0 <sub>TFB</sub>   | Feedback filtering time   | 8    | 10  | 15         | μs   |
| LIMP0 <sub>TSC</sub>   | Short- to high-detection timer                                  | 500  | 650 | 800        | μs   |
| LIMP0 <sub>TFALL</sub> | Fall time (pullup to VSUP = 14 V, 10 nF output capacitor)       | (9)  | -   | 25         | μs   |
| External compon        | ents  |      |     |            |      |
| LIMPO                  | External pullup resistor to VDDIO (nominal)                     | 9    | 5.1 | -          | kΩ   |
| LIMP0 <sub>RPU</sub>   | External pullup resistor to VSUP (nominal)                      | 77 - | 10  | -          | kΩ   |
| LIMP0 <sub>RSER</sub>  | External serial resistor (optional, 0805 package size)          | -    | 5.1 | -          | kΩ   |
| LIMP0 <sub>COUT1</sub> | External output capacitor (close to the pin)                    | -    | 10  | -          | nF   |
| LIMP0 <sub>COUT2</sub> | External output capacitor (optional, after the serial resistor) | -    | 22  | -          | nF   |

### 19.6.3 LIMP0 as a safety output release

When the fail-safe output LIMP0 is asserted low by the device because a fault, some conditions must be validated before allowing the LIMP0 pin to be released by the device. These conditions are:

- No fault affecting LIMP0 reported
- Fault error counter = 0
- · Device in Normal mode
- · Device not in INIT mode
- FS\_LIMP0\_REL register filled with the correct value, depending on current WD\_TOKEN[15:0], (WD\_TOKEN[15:8] with LSB and MSB inverted, then complemented)

### 19.6.4 LIMP0 as a GPO

When LIMP0 is not used as a safety output, it can be used as a general purpose output (GPO). To use LIMP0 as a GPO, LIMP0\_EN\_OTP bit must be set to 0 and the MCU must configure LIMP0\_GPO = 1 during INIT phase. The pin is set to low level by setting the LIMP0\_REQ bit and set to high level (biased by the external pull-up) by setting the LIMP0\_REL bit.

# 19.7 Analog built-in self-test (ABIST)

The FS24 provides an analog built-in self-test (ABIST) to verify the correct functionality of the voltage monitoring functions. The ABIST is executed on demand, after an SPI request from the MCU. ABIST can only be launched from Normal mode. A status bit ABIST\_READY is provided to notify that ABIST is available and ready to be launched.

FS2400

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

ABIST can be launched for all the voltage monitoring channels at the same time (via LAUNCH\_ABIST bit), or individually (via ABIST\_Vxxxx individual bits). An individual diagnostic bit is available for each channel once the ABIST is done (ABIST\_DONE = 1). A CLEAR\_ABIST bit is available to clear the diagnostic flags before launching the next ABIST. The flags have no impact on the safety pins.

If one of the concerned monitored voltage is out of range (OV or UV), the ABIST on demand command is ignored. While the ABIST is running, the other monitoring functions are kept available.

 $T_A = -40$  °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Table 47. ABIST electrical characteristics

| Symbol             | Parameter                                 | Min            | Тур      | Max | Unit |
|--------------------|---|----------------|----------|-----|------|
| ABIST              | Z Z                                       |                | 0.       |     |      |
| T <sub>ABIST</sub> | ABIST duration for one monitoring channel | <b>10 - 10</b> | <b>-</b> | 20  | μs   |

### 19.8 Cyclic CRC check

The FS24 provides an 8-bit cyclic CRC check to verify the integrity of the INIT registers (FS\_I\_xxxx) containing the safety configuration information (configurable in INIT mode only). This mechanism allows for the detection of a misconfiguration from the MCU or a bit flip in the INIT registers.

The 8-bit CRC is computed on the result of the concatenation of the following register bits:

- FS I OVUV CFG1[15:0]
- FS\_I\_OVUV\_CFG2[15:0]
- FS\_I\_ERRMON\_LIMP0\_CFG[15:0]
- FS\_I\_FSSM\_CFG[15:4]
- FS I WD CFG[15:7]

The calculation to apply on the result of the concatenation is the same as the SPI CRC, using  $x^8+x^4+x^3+x^2+1$  polynomial. The MCU must write the obtained CRC in the FS\_CRC register before closing the INIT phase, after the modification of the INIT registers.

Once the INIT phase is closed and the device is in Normal mode, the cyclic CRC check is launched automatically each 5 ms ( $T_{CRC}$ ) (<FTTI).

Each 5 ms, the device logic recalculates the CRC and compares it to the value stored in FS\_CRC register. If a mismatch is reported, the INIT\_CRC\_NOK\_I bit is set and LIMP0 is asserted depending on its impact configuration (INIT\_CRC\_LIMP0\_IMPACT).

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Table 48. Cyclic CRC check characteristics

| Symbol           | Parameter                 | Min  | Тур | Max  | Unit |
|------------------|---------------------------|------|-----|------|------|
| Cyclic CRC check |                           |      |     |      |      |
| T <sub>CRC</sub> | CRC check timing interval | 4.75 | 5   | 5.25 | ms   |

#### 19.9 Clock monitoring

The 1 MHz clock is monitored for stuck-at faults in Normal mode. In case a stuck-at is detected, the two safety pins RSTB and LIMP0 are asserted.

FS2400

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 20 MCU communication

The FS24 provides SPI interface for device configuration, control and diagnostic, in Normal and LPON modes.

#### 20.1 SPI communication

The FS24 provides a 32-bits SPI interface with the following arrangement:

Primary output secondary in bits (MOSI):

- · Bits 31 to 25: register address
- Bit 24: read/write (For reading Bit 24 = '0'; For writing Bit 24 = '1')
- · Bits 23 to 8: control bits
- Bits 7 to 0: cyclic redundant check (CRC)

Primary input secondary out bits (MISO):

- Bits 31 to 24: general device status
- Bits 23 to 8: device internal control register content
- Bits 7 to 0: cyclic redundant check (CRC)

The digital SPI pins (CSB, SCLK, MOSI, MISO) are referenced to VDDIO.

The MCU is the master driving MOSI. FS24 is the slave driving MISO. The MISO data is latched at the SCLK rising edge and MOSI data is latched at the SCLK falling edge. MSB is sent first. In write command, MISO [31:24] bits are the general status flags, [23:8] bits are all 0 and MISO [7:0] is the CRC of the message sent by the FS24. In read command, MOSI [23:8] bits are all 0 and MOSI [7:0] is the CRC of the message sent by the MCU. Table 49 and Table 50 describe SPI communication protocol for writing data into the FS24 or reading data from the FS24.

Table 49. SPI write command message construction

|      | B31                  | B30 | B29    | B28       | B27      | B26 | B25 | B24 | B23 | B22               | B21 | B20        | B19     | B18 | B17 | B16 |
|------|----------------------|-----|--------|-----------|----------|-----|-----|-----|-----|-------------------|-----|------------|---------|-----|-----|-----|
| MOSI |                      |     | Regist | er addres | s [6:0]  |     |     | R/W | , ( | Write data [15:8] |     |            |         |     |     |     |
| MISO | General status flags |     |        |           |          |     |     |     |     | Read data [15:8]  |     |            |         |     |     |     |
|      | B15                  | B14 | B13    | B12       | B11      | B10 | В9  | B8  | B7  | В6                | B5  | B4         | В3      | B2  | B1  | В0  |
| MOSI |                      |     |        | Write da  | ta [7:0] | 4   |     |     | 7   |                   |     | CRC        | [7:0]   |     |     |     |
| MISO |                      |     |        | Read da   | ta [7:0] | ′ - |     |     | \>  |                   | CI  | RC [7:0] - | respons | е   |     |     |

Table 50. SPI read command message construction

|      |                      |            | N/ //  |           | _         |     |                      |     |                  |     |     |            |         |     |     |     |
|------|----------------------|------------|--------|-----------|-----------|-----|----------------------|-----|------------------|-----|-----|------------|---------|-----|-----|-----|
|      | B31                  | B30        | B29    | B28       | B27       | B26 | B25                  | B24 | B23              | B22 | B21 | B20        | B19     | B18 | B17 | B16 |
| MOSI |                      | •          | Regist | er addres | ss [6:0]  | AN  | 10                   | R/W |                  |     |     | 0x(        | 00      |     |     |     |
| MISO | General status flags |            |        |           |           |     |                      |     | Read data [15:8] |     |     |            |         |     |     |     |
|      | B15                  | B14        | B13    | B12       | B11       | B10 | В9                   | B8  | В7               | В6  | B5  | B4         | В3      | B2  | B1  | В0  |
| MOSI | 0x00                 |            |        |           |           |     |                      |     |                  | •   |     | CRC        | [7:0]   |     |     |     |
| MISO | 6                    |            |        | Read da   | ata [7:0] |     | CRC [7:0] - response |     |                  |     |     |            |         |     |     |     |
| MISO | 6                    | <b>5</b> Y |        | Read da   | ata [7:0] |     |                      |     |                  |     | С   | RC [7:0] - | respons | e   |     |     |

Table 51. MISO general device status bits descriptions

| Bit | Symbol | Description                   |
|-----|--------|-------------------------------|
| 31  | 1      | 0                             |
| 30  | PHYG   | Report a physical layer error |

FS2400

All information provided in this document is subject to legal disclaimers

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 51. MISO general device status bits descriptions ...continued


| Bit | Symbol | Description  |  |  |  |  |  |  |
|-----|--------|--|--|--|--|--|--|--|
|     |        | 0 No error   |  |  |  |  |  |  |
|     |        | 1 CAN error reported   |  |  |  |  |  |  |
|     |        | Reset on POR, cleared when all individual bits are cleared   |  |  |  |  |  |  |
|     |        | Flags reported: CAN_TSD_I or CAN_TXD_TO_I  |  |  |  |  |  |  |
|     |        | Interrupt notification from M_IOWU_FLG or M_WU1_FLG registers  |  |  |  |  |  |  |
|     |        | 0 No event reported in M_IOWU_FLG or M_WU1_FLG registers   |  |  |  |  |  |  |
| 29  | WUG    | 1 An interrupt or flag is present in M_IOWU_FLG or M_WU1_FLG registers   |  |  |  |  |  |  |
| 20  |        | Reset on POR, cleared when all individual bits are cleared   |  |  |  |  |  |  |
|     |        | Flags reported: WK2_WU_I, WK3_WU_I, HVIO1_WU_I CAN_WU_I, LDT_WU_I, INT_TO_WU, WD_OFL_WU, V1_UVLP_WU, GO2NORMAL_WU, EXT_RSTB_WU |  |  |  |  |  |  |
|     |        | Interrupt notification from M_IO_TIMER_G register  |  |  |  |  |  |  |
|     |        | 0 No event reported in M_IO_TIMER_G register   |  |  |  |  |  |  |
| 28  | IOG    | 1 An interrupt or flag is present in M_IO_TIMER_G register   |  |  |  |  |  |  |
|     |        | Reset on POR, cleared when all individual bits are cleared   |  |  |  |  |  |  |
|     |        | Flags reported: WK3_I, WK2_I, HVIO1_I, LDT_I   |  |  |  |  |  |  |
|     |        | Interrupt notification from M_VSUP_COM_FLG register  |  |  |  |  |  |  |
|     |        | 0 No event reported into M_VSUP_COM_FLG register   |  |  |  |  |  |  |
| 27  | COMG   | 1 An interrupt or flag is present in the M_VSUP_COM_FLG register   |  |  |  |  |  |  |
|     |        | Reset on POR, cleared when all individual bits are cleared   |  |  |  |  |  |  |
|     |        | Flags reported: SPI_REQ_I, SPI_CLK_I, SPI_CRC_I  |  |  |  |  |  |  |
|     |        | Interrupt notification from M_VSUP_COM_FLG register  |  |  |  |  |  |  |
|     |        | 0 No event reported into M_VSUP_COM_FLG register   |  |  |  |  |  |  |
| 26  | VSUPG  | 1 An interrupt or flag is present in the M_VSUP_COM_FLG register   |  |  |  |  |  |  |
|     |        | Reset on POR, cleared when all individual bits are cleared   |  |  |  |  |  |  |
|     |        | Flags reported: VSUPUV_4P7_I, VSUPUV_5P7_I, VSUPOV_I   |  |  |  |  |  |  |
|     |        | Interrupt notification from M_REG_FLG register   |  |  |  |  |  |  |
|     | 1      | 0 No event reported into M_REG_FLG register  |  |  |  |  |  |  |
| 25  | VxG    | 1 An interrupt or flag is present in the M_REG_FLG register  |  |  |  |  |  |  |
| 20  | 1      | Reset on POR, cleared when all individual bits are cleared   |  |  |  |  |  |  |
|     | 2      | Flags reported: V0UV_I, V0OV_I, V1OC_I, V1UV_I, V1OV_I, V1TSD_I, V1TWARN_I, V3OC_I, V3UV_I, V3OV_I, V3TSD_I                    |  |  |  |  |  |  |

#### 20.1.1 Cyclic redundant check

An 8-bit CRC is required for each write and read SPI command. Computation of a cyclic-redundancy check is derived from the mathematics of polynomial division, modulo two. The CRC polynomial used is  $x^8+x^4+x^3+x^2+1$  (identified by 0x1D) with a seed value of hexadecimal '0xFF'.

Figure 44 is an example of CRC encoding HW implementation:

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



The effect of CRC encoding procedure is shown in <u>Table 52</u>. The seed value is appended into the most significant bits of the shift register.

Table 52. Data preparation for CRC encoding

| Seed | Register address | Read/Write | Data_MSB    | Data_LSB   |
|------|------------------|------------|-------------|------------|
| 0xFF | Bits[31:25]      | Bit[24]    | Bits[23:16] | Bits[15:8] |

#### Table 53. Data preparation for CRC encoding

| Seed | padded with the message to encode | 7 4 7 0 | padded with 8 zeros |
|------|-----------------------------------|---------|---------------------|
|      |                                   |         | •                   |

- 1. Using a serial CRC calculation method, the transmitter rotates the seed and data into the least significant bits of the shift register.
- 2. During the serial CRC calculation, the seed and the data bits are XOR compared with the polynomial data bits. When the MSB is logic 1, the comparison result is loaded in the register, otherwise the data bits are simply shifted.

**Note:** The 32-bits message to be processed must have the bits corresponding to the CRC byte all equal to zero (00000000).

3. Once the CRC is calculated, it replaces the CRC byte initially set to all zeros and is transmitted. Use the following steps for CRC decoding:

#### Procedure for CRC decoding

- 1. The seed value is loaded into the most significant bits of the receive register.
- 2. Using a serial CRC calculation method, the receiver rotates the received message and CRC into the least significant bits of the shift register in the order received (MSB first).
- 3. When the calculation on the last bit of the CRC is rotated into the shift register, the shift register contains the CRC check result.
- If the shift register contains all zeros, the CRC is correct.
- If the shift register contains a value other than zero, the CRC is incorrect.

#### 20.1.2 Electrical characteristics

#### Table 54. SPI electrical characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 1.8 V to 5 V, unless otherwise specified. All voltages referenced to ground.

| Symbol               | Description                | Min | Тур | Max | Unit |
|----------------------|----------------------------|-----|-----|-----|------|
| Interface I/O input  | supply                     |     |     |     |      |
| $V_{DDIO}$           | VDDIO supply voltage range | 1.8 | -   | 5.5 | V    |
| Static electrical ch | aracteristics              |     |     |     |      |


FS2400

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 54. SPI electrical characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 1.8 V to 5 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                    | Description  | Min            | Тур      | Max            | Unit |
|---------------------------|--|----------------|----------|----------------|------|
| SPI <sub>VIL</sub>        | CSB, SCLK, MOSI Low-level input voltage  | - ,            |          | 0.3 x<br>VDDIO | V    |
| SPI <sub>VIH</sub>        | CSB, SCLK, MOSI High-level input voltage   | 0.7 x<br>VDDIO | - (      | 0 -            | V    |
| SPI <sub>HYST</sub>       | CSB, SCLK, MOSI input voltage hysteresis   | 0.1            | -        | 0.6            | V    |
| SCLK <sub>PULL-Down</sub> | SCLK internal pulldown   | 90             | 200      | 400            | kΩ   |
| MISO <sub>VOH</sub>       | MISO High-output voltage (I = 2.0 mA)  | VDDIO<br>- 0.4 |          | -              | V    |
| MISO <sub>VOL</sub>       | MISO Low-output voltage (I = 2.0 mA)   | 90             | -        | 0.4            | V    |
| I <sub>MISO</sub>         | 3-state leakage current (VDDIO = 5 V)  | -5.0           | <u> </u> | 5.0            | μA   |
| SPI <sub>PULL-up</sub>    | CSB, MOSI internal pullup (pullup to VDDIO)  | 90             | 200      | 400            | kΩ   |
| Dynamic electric          | cal characteristics  |                | ,        | •              | '    |
| F <sub>SPI</sub>          | SPI operation frequency (50 % DC)  | 0.5            | -        | 4              | MHz  |
| t <sub>CLH</sub>          | Minimum time SCLK = HIGH   | 125            | -        | -              | ns   |
| t <sub>CLL</sub>          | Minimum time SCLK = LOW  | 125            | -        | -              | ns   |
| t <sub>PCLD</sub>         | Propagation delay (SCLK to data at 10 % of MISO rising edge),<br>Cout = 100 pF max | / -            | -        | 50             | ns   |
| t <sub>CSDV</sub>         | CSB = low to data at MISO active   | -              | -        | 100            | ns   |
| t <sub>SCLCH</sub>        | SCLK low before CSB low (setup time SCLK to CSB change H/L)                        | 125            | -        | -              | ns   |
| t <sub>HCLCL</sub>        | SCLK change L/H after CSB = low  | 125            | -        | -              | ns   |
| t <sub>SCLD</sub>         | MOSI input setup time (SCLK change H/L after MOSI data valid)                      | 100            | -        | -              | ns   |
| t <sub>HCLD</sub>         | MOSI input hold time (MOSI data hold after SCLK change H/L)                        | 50             | -        | -              | ns   |
| t <sub>SCLCL</sub>        | SCLK low before CSB high   | 125            | -        | -              | ns   |
| t <sub>HCLCH</sub>        | SCLK high after CSB high   | 125            | -        | -              | ns   |
| t <sub>PCHD</sub>         | CSB L/H to MISO at high-impedance  | -              | -        | 100            | ns   |
| t <sub>ONCSB</sub>        | CSB min. high time between two frames  | 5              | -        | -              | μs   |



### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 21 Register mapping

Table 55. Main register mapping

| Register              | #  |       |       |       | Address |       |       |       | R/W SPI  | Read/Write   | Reference     |
|-----------------------|----|-------|-------|-------|---------|-------|-------|-------|----------|--------------|---------------|
| rtogistoi             | "  | Adr_6 | Adr_5 | Adr_4 | Adr_3   | Adr_2 | Adr_1 | Adr_0 | 1000 011 | rtcad/vviite | received      |
| M_DEV_CFG             | 0  | 0     | 0     | 0     | 0       | 0     | 0     | 0     | 0        | Read only    | Section 22.1  |
| M_DEV_PROG_ID         | 1  | 0     | 0     | 0     | 0       | 0     | 0     | 1     | 0        | Read only    | Section 22.2  |
| M_GEN_FLAG            | 2  | 0     | 0     | 0     | 0       | 0     | 1     | 0     | 0        | Read only    | Section 22.3  |
| M_STATUS              | 3  | 0     | 0     | 0     | 0       | 0     | 1     | 1     | 0        | Read only    | Section 22.4  |
| Reserved              | 4  | 0     | 0     | 0     | 0       | 1     | 0     | 0     | )-       | Reserved     |               |
| M_SYS_CFG             | 5  | 0     | 0     | 0     | 0       | 1     | 0     | 1     | 0/1      | Read/write   | Section 22.5  |
| M_SYS1_CFG            | 6  | 0     | 0     | 0     | 0       | 1     | 1     | 0     | 0/1      | Read/write   | Section 22.6  |
| M_REG_CTRL            | 7  | 0     | 0     | 0     | 0       | 1     | 1     | 1     | 0/1      | Read/write   | Section 22.7  |
| Reserved              | 8  | 0     | 0     | 0     | 1       | 0     | 0     | 0     | ) -Q-    | Reserved     |               |
| M_REG2_CTRL           | 9  | 0     | 0     | 0     | 1       | 0     | 0     | 1     | 0/1      | Read/write   | Section 22.8  |
| M_REG_FLG             | 10 | 0     | 0     | 0     | 1       | 0     | 1     | 0     | 0/1      | Read/write   | Section 22.9  |
| M_REG_MSK             | 11 | 0     | 0     | 0     | 1       | 0     | 1     | 1     | 0/1      | Read/write   | Section 22.10 |
| M_REG1_FLG            | 12 | 0     | 0     | 0     | 1       | 1     | 0     | 0     | 0/1      | Read/write   | Section 22.11 |
| M_REG1_MSK            | 13 | 0     | 0     | 0     | 1       | 1     | 0     | 1     | 0/1      | Read/write   | Section 22.12 |
| M_IO_CTRL             | 14 | 0     | 0     | 0     | 1       | 1     | 1     | 0     | 0/1      | Read/write   | Section 22.13 |
| M_IO_TIMER_FLG        | 15 | 0     | 0     | 0     | 1       | 1     | 1     | 1     | 0/1      | Read/write   | Section 22.14 |
| M_IO_TIMER_MSK        | 16 | 0     | 0     | 1     | 0       | 0     | 0     | 0     | 0/1      | Read/write   | Section 22.15 |
| M_VSUP_COM_FLG        | 17 | 0     | 0     | 1     | 0       | 0     | 0     | 1     | 0/1      | Read/write   | Section 22.16 |
| M_VSUP_COM_MSK        | 18 | 0     | 0     | 1     | 0       | 0     | 1     | 0     | 0/1      | Read/write   | Section 22.17 |
| M_IOWU_CFG            | 19 | 0     | 0     | 1     | 0       | 0     | 1     | 1     | 0/1      | Read/write   | Section 22.18 |
| M_IOWU_EN             | 20 | 0     | 0     | 1     | 0       | 1     | 0     | 0     | 0/1      | Read/write   | Section 22.19 |
| <br>M_IOWU_FLG        | 21 | 0     | 0     | 1     | 0       | 1     | 0     | 1     | 0/1      | Read/write   | Section 22.20 |
| <br>M_WU1_EN          | 22 | 0     | 0     | 1     | 0       | 1     | 1     | 0     | 0/1      | Read/write   | Section 22.21 |
| <br>M_WU1_FLG         | 23 | 0     | 0     | 1     | 0       | 1     | 1     | 1     | 0/1      | Read/write   | Section 22.22 |
| Reserved              | 24 | 0     | 0     | 1     | 1       | 0     | 0     | 0     | -        | Reserved     |               |
| Reserved              | 25 | 0     | 0     | 1     | 1       | 0     | 0     | 1     | -        | Reserved     |               |
| Reserved              | 26 | 0     | 0     | 1     | 1       | 0     | 1     | 0     | -        | Reserved     |               |
| Reserved              | 27 | 0     | 0     | 1     | 1       | 0     | 1     | 1     | -        | Reserved     |               |
| Reserved              | 28 | 0     | 0     | 1     | 1       | 1     | 0     | 0     | -        | Reserved     |               |
| Reserved              | 29 | 0     | 0     | 1     | 1       | 1     | 0     | 1     | -        | Reserved     |               |
| Reserved              | 30 | 0     | 0     | 1     | 1       | 1     | 1     | 0     | -        | Reserved     |               |
| Reserved              | 31 | 0     | 0     | 1     | 1       | 1     | 1     | 1     | -        | Reserved     |               |
| Reserved              | 32 | 0     | 1     | 0     | 0       | 0     | 0     | 0     | -        | Reserved     |               |
| Reserved              | 33 | 0     | 1     | 0     | 0       | 0     | 0     | 1     | _        | Reserved     |               |
| Reserved              | 34 | 0     | 1     | 0     | 0       | 0     | 1     | 0     | _        | Reserved     |               |
| Reserved              | 35 | 0     | 1 1   | 0     | 0       | 0     | 1     | 1     | _        | Reserved     |               |
| Reserved              | 36 | 0     | 1     | 0     | 0       | 1     | 0     | 0     | _        | Reserved     |               |
| M_AMUX_CTRL           | 37 | 0     | 10    | 0     | 0       | 1     | 0     | 1     | 0/1      | Read/write   | Section 22.23 |
| M_LDT_CFG1            | 38 | 0     | 1     | 0     | 0       | 1     | 1     | 0     | 0/1      | Read/write   | Section 22.24 |
| W_LDT_CFG1 W_LDT_CFG2 | 39 | 0     | 1     | 0     | 0       | 1     | 1     | 1     | 0/1      | Read/write   | Section 22.25 |
| M_LDT_CFG2            | 40 | 0     | 1     | 0     | 1       | 0     | 0     | 0     | 0/1      | Read/write   | Section 22.26 |
| M_LDT_CTRL            | 41 | 0     | 1     | 0     | 1       | 0     | 0     | 1     | 0/1      | Read/write   | Section 22.27 |
|                       |    |       |       |       |         |       |       |       |          |              |               |
| M_CAN                 | 42 | 0     | 1     | 0     | 1       | 0     | 1     | 0     | 0/1      | Read/write   | Section 22.28 |
| Reserved              | 43 | 0     | 1     | 0     | 1       | 0     | 1     | 1     | -        | Reserved     | 0             |
| M_CAN_MSK             | 44 | 0     | 1     | 0     | 1       | 1     | 0     | 0     | 0/1      | Read/write   | Section 22.29 |
| M_MEMORY0             | 45 | 0     | 1     | 0     | 1       | 1     | 0     | 1     | 0/1      | Read/write   | Section 22.30 |
| M_MEMORY1             | 46 | 0     | 1     | 0     | 1       | 1     | 1     | 0     | 0/1      | Read/Write   | Section 22.31 |

FS2400

All information provided in this document is subject to legal disclaimers.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 56. Safety-related Register mapping

| Register                  | #  |       |       |       | Address  |       |       |       | R/W | Read/write                             | Reference     |  |
|---------------------------|----|-------|-------|-------|----------|-------|-------|-------|-----|--|---------------|--|
| Register                  | #  | Adr_6 | Adr_5 | Adr_4 | Adr_3    | Adr_2 | Adr_1 | Adr_0 | SPI | Read/write                             | Reference     |  |
| FS_I_OVUV_CFG1            | 50 | 0     | 1     | 1     | 0        | 0     | 1     | 0     | 0/1 | Write during<br>INIT then<br>read only | Section 23.1  |  |
| FS_I_OVUV_CFG2            | 51 | 0     | 1     | 1     | 0        | 0     | 1     | 1     | 0/1 | Write during<br>INIT then<br>read only | Section 23.2  |  |
| Reserved                  | 52 | 0     | 1     | 1     | 0        | 1     | 0     | 0     | -   | Reserved                               | O             |  |
| FS_I_ERRMON_LIMP0_<br>CFG | 53 | 0     | 1     | 1     | 0        | 1     | 0     | 1     | 0/1 | Write during<br>INIT then<br>read only | Section 23.3  |  |
| FS_I_FSSM_CFG             | 54 | 0     | 1     | 1     | 0        | 1     | 1     | 0     | 0/1 | Write during<br>INIT then<br>read only | Section 23.4  |  |
| FS_I_WD_CFG               | 55 | 0     | 1     | 1     | 0        | 1     | 1     | 1     | 0/1 | Write during<br>INIT then<br>read only | Section 23.5  |  |
| FS_WDW_CFG                | 56 | 0     | 1     | 1     | 1        | 0     | 0     | 0     | 0/1 | Read/write                             | Section 23.6  |  |
| FS_WD_TOKEN               | 57 | 0     | 1     | 1     | 1        | 0     | 0     | 1     | 0   | Read only                              | Section 23.7  |  |
| FS_WD_ANSWER              | 58 | 0     | 1     | 1     | 1        | 0     | 1     | 0     | 0/1 | Read/write                             | Section 23.8  |  |
| Reserved                  | 59 | 0     | 1     | 1     | <u> </u> | 0     | 1     | 1     | -   | Reserved                               |               |  |
| FS_LIMP0_REL              | 60 | 0     | 1     | 1     | 1        | 1     | 0     | 0     | 0/1 | Read/write                             | Section 23.9  |  |
| FS_ABIST                  | 61 | 0     | 1     | 1     | 1        | 1     | 0     | 1     | 0/1 | Read/write                             | Section 23.10 |  |
| Reserved                  | 62 | 0     | 1     | 1     | 1        | 1/    | 1     | 0     | 6   | Reserved                               |               |  |
| FS_SAFETY_OUTPUTS         | 63 | 0     | 1     | 1     | 1        | 1     | 1     | 1     | 0/1 | Read/write                             | Section 23.11 |  |
| FS_SAFETY_FLG             | 64 | 1     | 0     | 0     | 0        | 0     | 0     | 0     | 0/1 | Read/write                             | Section 23.12 |  |
| FS CRC                    | 65 | 1     | 0     | 0     | 0        | 0     | 0     | 1     | 0/1 | Read/write                             | Section 23.13 |  |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 22 Main register mapping

# 22.1 M\_DEV\_CFG

Table 57. M DEV CFG register bit allocation

| _     | _  | J        |        |    |          |          |   |   |
|-------|----|----------|--------|----|----------|----------|---|---|
| Bit   | 15 | 14       | 13     | 12 | 11       | 10       | 9 | 8 |
| Write | 0  | 0        | 0      | 0  | 0        | 0        | 0 | 0 |
| Read  | 0  | 0        | CAN_EN | 0  | LDTIM_EN | 0        | 0 | 0 |
| Reset | 0  | 0        | 0      | 0  | 0        | 0        | 0 | 0 |
| Bit   | 7  | 6        | 5      | 4  | 3        | 2        | 1 | 0 |
| Write | 0  | 0        | -      | -  | -        | 7.       | - | - |
| Read  | 0  | ABIST_EN | 0      | 0  | LIMP0_EN | V0MON_EN | 0 | 0 |
| Reset | 0  | 0        | 0      | 0  | 0        | 0        | 0 | 0 |

Table 58. M\_DEV\_CFG register bit description

| Bit | Symbol    | Description                          |
|-----|-----------|--------------------------------------|
|     |           | Report the enable of VMON_EXT        |
| 2   | VOMON EN  | 0 VMON_EXT is disabled               |
| 2   | V0MON_EN  | 1 VMON_EXT is enabled                |
|     |           | OTP Fuse load                        |
|     |           | Report the enable of LIMP0           |
| 3   | LIMP0_EN  | 0 LIMP0 is disabled                  |
|     |           | 1 LIMP0 is enabled                   |
|     |           | Report the enable of ABIST on demand |
| 6   | ABIST_EN  | 0 ABIST on demand is disabled        |
| 0   | ADIST_EN  | 1 ABIST on demand is enabled         |
|     |           | OTP Fuse load                        |
|     | - X       | Report the enable of LDT             |
| 11  | I DTIM EN | 0 LDT is disabled                    |
| 11  | LDTIM_EN  | 1 LDT is enabled                     |
|     | . 0       | OTP Fuse load                        |
|     |           | Report the enable of the CAN         |
| 13  | CAN EN    | 0 The CAN is disabled                |
| 13  | CAN_EN    | 1 The CAN is enabled                 |
|     | .0 5      | OTP fuse load                        |

### 22.2 M\_DEV\_PROG\_ID

Table 59. M\_DEV\_PROG\_ID register bit allocation

| Bit   | 15 | 14             | 13 | 12 | 11 | 10       | 9       | 8 |
|-------|----|----------------|----|----|----|----------|---------|---|
| Write | 0  | 0              | 0  | 0  | 0  | 0        | 0       | 0 |
| Read  |    | FULL_LAYER_REV |    |    |    | METAL_LA | YER_REV |   |
| Reset | 0  | 0              | 0  | 1  | 0  | 0        | 0       | 0 |

FS2400

All information provided in this document is subject to legal disclaimers.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 59. M\_DEV\_PROG\_ID register bit allocation...continued

| _     |          |    |    |    |    |      |       |   |
|-------|----------|----|----|----|----|------|-------|---|
| Bit   | 15       | 14 | 13 | 12 | 11 | 10   | 9     | 8 |
| Bit   | 7        | 6  | 5  | 4  | 3  | 2    | . 1   | 0 |
| Write | 0        | 0  | 0  | 0  | 0  | 0    | 0     | 0 |
| Read  | PROG_IDH |    |    |    |    | PROC | G_IDL |   |
| Reset | 0        | 0  | 0  | 0  | 0  | 0    | 0     | 0 |

Table 60. M\_DEV\_PROG\_ID register bit description

| Bit      | Symbol              | Description                                   |
|----------|---------------------|---|
|          |                     | Report the second digit of the OTP code (0-F) |
| 0 to 3   | PROG_IDL            | Program ID dependent                          |
|          |                     | OTP fuse load                                 |
|          |                     | Report the first digit of the OTP code (A-R)  |
| 4 to 7   | PROG_IDH            | Program ID dependent                          |
|          |                     | OTP fuse load                                 |
|          |                     | Report the Metal Mask revision                |
| 8 to 11  | METAL_<br>LAYER REV | 0000 Rev X.0 (default full layer revision)    |
|          |                     | N/A   |
|          |                     | Report the Full Layer Mask revision (X)       |
|          |                     | 0000 unused                                   |
| 12 to 15 | FULL_<br>LAYER REV  | 0001 Pass A silicon                           |
|          |                     | 0010 Pass B silicon                           |
|          |                     | N/A   |

# 22.3 M\_GEN\_FLAG

Table 61. M\_GEN\_FLAG register bit allocation

| _     |    | 3   |      |     |     |      |       |     |
|-------|----|-----|------|-----|-----|------|-------|-----|
| Bit   | 15 | 14  | 13   | 12  | 11  | 10   | 9     | 8   |
| Write | 0  | 0   | 0    | 0   | 0   | 0    | 0     | 0   |
| Read  | 0  | 0   | 0    | 0   | 0   | 0    | 0     | 0   |
| Reset | 0  | 0   | 0    | 0   | 0   | 0    | 0     | 0   |
| Bit   | 7  | 6   | 5    | 4   | 3   | 2    | 1     | 0   |
| Write | 0  | 0   | 0    | 0   | 0   | 0    | 0     | 0   |
| Read  | 0  | WDG | PHYG | WUG | IOG | COMG | VSUPG | VxG |
| Reset | 0  | 0   | 0    | 0   | 0   | 0    | 0     | 0   |

Table 62. M\_GEN\_FLAG register bit description

| Bit | Symbol | Description  |
|-----|--------|--|
|     |        | Report an event on a regulator VxG = V3OC_I or V3OV_I or V3UV_I or V3TSD_I or V1OC_I or V1OV_I or V1UV_I or V1TSD_I or V1TWARN_I or V0UV_I or V0OV_I |
| 0   | VxG    | 0 no event   |
|     |        | 1 Vx event occurred  |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 62. M\_GEN\_FLAG register bit description...continued

| Bit | Symbol | Description  |
|-----|--------|--|
|     |        | POR, cleared when all Vx flags are cleared   |
|     |        | Report a VSUP error VSUPG = VSUPUV_4P7_I or VSUPUV_5P7_Ior VSUPOV_I  |
| 1   | VSUPG  | 0 no error   |
| 1   | VSUPG  | 1 VSUP error reported  |
|     |        | POR, cleared when all VSUP flags are cleared   |
|     |        | Report an error on the communication (SPI) COMG = SPI_REQ_I or SPI_CLK_I   |
| 2   | COMC   | 0 no error   |
| 2   | COMG   | 1 Communication error reported   |
|     |        | POR, cleared when all COM flags are cleared  |
|     |        | Report an IO or LDT event IOTIMG = WK2_I or WK3_I or HVIO1_I or LDT_I  |
| 2   | 100    | 0 no event   |
| 3   | IOG    | 1 event occurred   |
|     |        | POR, cleared when all IO and LDT flags are cleared   |
|     |        | Report a wake-up event WUG = HVIO1_WU_I or WK2_WU_I or WK3_WU_I or CAN_WU_I or LDT_WU_I or INT_TO_WU or WD_OFL_WU or V1_UVLP_WU or GO2NORMAL_WU or EXT_RSTB_WU |
| 4   | WUG    | 0 no event   |
|     |        | 1 wake up event occurred   |
|     |        | POR, cleared when all WU flags are cleared   |
|     |        | Report a Physical Layer error PHYG = CAN_TSD_I or CAN_TXD_TO_I   |
| F   | PHYG   | 0 no error   |
| 5   | PHYG   | 1 CAN error reported   |
|     |        | POR, cleared when all CAN flags are cleared  |
|     |        | Report a safety related error SAFETYG = WD_NOK_I   |
| 6   | WD C   | 0 no error   |
| 6   | WD_G   | 1 watchdog refresh error reported  |
|     |        | POR, cleared when all WD flags are cleared   |

### 22.4 M\_STATUS

Table 63. M\_STATUS register bit allocation

| Bit   | 15        | 14     | 13       | / 12   | 11      | 10    | 9 | 8    |
|-------|-----------|--------|----------|--------|---------|-------|---|------|
| Write | 0         | 0      | 0        | 0      | 0       | 0     | 0 | 0    |
| Read  | V1TWARN_S | LPON_S | NORMAL_S | INIT_S | WK3_S   | WK2_S | 0 | 0    |
| Reset | 0         | 0      | 0        | 0      | 0       | 0     | 0 | 0    |
| Bit   | 7         | 6      | 5        | 4      | 3       | 2     | 1 | 0    |
| Write | 0         | 0      | 0        | 0      | 0       | 0     | 0 | 0    |
| Read  | HVIO1_S   | 0      | 0        | 0      | V1_MODE | V1_S  | 0 | V3_S |
| Reset | 0         | 0      | 0        | 0      | 0       | 0     | 0 | 0    |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 64. M\_STATUS register bit description

| Bit | Symbol        | Description                         |
|-----|---------------|-------------------------------------|
|     |               | Real-time status of V1 regulator    |
| 0   | V3_S          | 0 V3 is disabled                    |
| U   | V3_3          | 1 V3 is enabled                     |
|     |               | Real-time information               |
|     |               | Real-time status of V1 regulator    |
| 2   | V4 S          | 0 V1 is disabled                    |
| 2   | V1_S          | 1 V1 is enabled                     |
|     |               | Real-time information               |
|     |               | Real-time status of the HVBUCK mode |
| 3   | V4 MODE       | 0 BUCK is in PWM mode               |
| 3   | V1_MODE       | 1 BUCK is in PFM mode               |
|     |               | Real-time information               |
|     |               | Real-time status of HVIO1 input     |
| 7   | 111/104 6     | 0 HVIO1 is low                      |
| 1   | HVIO1_S       | 1 HVIO1 is high                     |
|     |               | Real-time information               |
|     | WK2_S         | Real-time status of WAKE2 input     |
| 10  |               | 0 WAKE2 is low                      |
| 10  |               | 1 WAKE2 is high                     |
|     |               | Real-time information               |
|     | 1111/20 2     | Real-time status of WAKE3 input     |
| 44  |               | 0 WAKE3 is low                      |
| 11  | WK3_S         | 1 WAKE3 is high                     |
|     | P             | Real-time information               |
|     |               | Real-time status of INIT mode       |
| 40  | INIT C        | 0 Device is not in INIT mode        |
| 12  | INIT_S        | 1 Device is in INIT mode            |
|     |               | Real-time information               |
|     |               | Real-time status of Normal mode     |
| 13  | NORMAL_S      | 0 Device is not in Normal mode      |
| 13  | NORWAL_5      | 1 Device is in Normal mode          |
|     | A' 6          | Real-time information               |
|     | 0 7           | Real-time status of LPON mode       |
| 1.1 | LPON_S        | 0 Device is not in LPON mode        |
| 14  | LFON_3        | 1 Device is in LPON mode            |
|     |               | Real-time information               |
|     |               | Real-time status of V1 temperature  |
| 15  | \/4T\\/AD\\ C | 0 V1 temperature is < TjPW          |
| 15  | V1TWARN_S     | 1 V1 temperature is > TjPW          |
|     |               | Real-time information               |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 22.5 M\_SYS\_CFG

Table 65. M\_SYS\_CFG register bit allocation

| Bit   | 15      | 14       | 13          | 12       | 11       | 10 | 9        | 8         |
|-------|---------|----------|-------------|----------|----------|----|----------|-----------|
| Write | 0       | BAT_FAIL | 0           | POR      | 0        | 0  | GO2INIT  | GO2NORMAL |
| Read  | 0       | BAT_FAIL | 0           | POR      | 0        | 0  | 0        | 0         |
| Reset | 0       | 1        | 0           | 1        | 0        | 0  | 0        | 0         |
| Bit   | 7       | 6        | 5           | 4        | 3        | 2  | 1.       | 0         |
| Write | GO2LPON | GO2LPOFF | INT_TO_WUEN | INTB_REQ | INTB_DUR | 0  | MOD_CONF | MOD_EN    |
| Read  | 0       | 0        | INT_TO_WUEN | 0        | INTB_DUR | 0  | MOD_CONF | MOD_EN    |
| Reset | 0       | 0        | 0           | 0        | 0        | 0  | OTP      | OTP       |

Table 66. M\_SYS\_CFG register bit description

| Bit | Symbol      | Description   |
|-----|-------------|---|
|     |             | Enable the frequency spread spectrum                            |
|     | MOD EN      | 0 Spread spectrum is disabled (regardless of OTP configuration) |
| 0   | MOD_EN      | 1 Spread spectrum is enabled (regardless of OTP configuration)  |
|     |             | OTP fuse load   |
|     |             | Select the spread spectrum modulation type                      |
| 1   | MOD CONE    | 0 Triangular modulation is selected                             |
| l l | MOD_CONF    | 1 Pseudo random modulation is selected                          |
|     |             | OTP fuse load   |
|     |             | Select INTB pulse duration                                      |
| 2   | INTO DUD    | 0 INTB pulse = 25 us  |
| 3   | INTB_DUR    | 1 INTB pulse = 100 us   |
|     |             | POR   |
|     | INITE DEC   | Request INTB pulse  |
| 4   |             | 0 No effect   |
| 4   | INTB_REQ    | 1 INTB pulse is requested                                       |
|     |             | POR, or self-clear  |
|     |             | Enable interrupt time-out wake-up capability                    |
| 5   | INT_TO_WUEN | 0 Interrupt timeout will not generate a wake-up event           |
| 5   | INI_IO_WOEN | 1 Interrupt time out will generate a wake-up event              |
|     |             | POR   |
|     | ,0 =        | Request to go in LPOFF mode from Normal mode                    |
| 6   | GO2LPOFF    | 0 No action   |
| 0   | GOZLFOFF    | 1 Go to LPOFF mode  |
|     |             | POR, self-clear   |
|     |             | Request to go in LPON mode from Normal mode                     |
| 7   | GO2LPON     | 0 No action   |
| 7   | GOZLPON     | 1 Go to LPON mode   |
|     |             | POR, Self-clear   |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 66. M\_SYS\_CFG register bit description...continued

| Bit | Symbol      | Description   |
|-----|-------------|---|
|     |             | Request to go in Normal mode from LPON mode   |
| 8   | GO2NORMAL   | 0 No action   |
| 0   | GOZNORIVIAL | 1 Go to Normal mode   |
|     |             | POR, Self-clear   |
|     |             | Request to go in INIT phase   |
| 9   | GO2INIT     | 0 No action   |
| 9   | GOZINIT     | 1 Go to INIT phase  |
|     |             | POR, self-clear   |
|     |             | Report a POR of the digital POR = VBOS_POR or VDIG_UV_POR or VDIG_OV_POR or SOFTPOR_REQ                   |
| 12  | POR         | 0 No POR event  |
|     |             | 1 Digital POR event occurred  |
|     |             | POR   |
|     |             | Report battery failure event (not reset by SOFTPOR_REQ) BAT_FAIL = VBOS_POR or VDIG_UV_POR or VDIG_OV_POR |
| 14  | BAT_FAIL    | 0 No battery failure event  |
|     | _           | 1 Battery failure event occurred  |
|     |             | HARD_POR  |

# 22.6 M\_SYS1\_CFG

Table 67. M\_SYS1\_CFG register bit allocation

| Bit   | 15 | 14          | 13        | 12               | 11       | 10                 | 9        | 8                  |
|-------|----|-------------|-----------|------------------|----------|--------------------|----------|--------------------|
| Write | 0  | 0           | 0         | 0                | 0        | LOAD_<br>OTP_BYP   | SLOT_BYP | TSLOT_<br>DOWN_CFG |
| Read  |    | 7           | M_FSM_STA | LOAD_<br>OTP_BYP | SLOT_BYP | TSLOT_<br>DOWN_CFG |          |                    |
| Reset | 0  | 0           | 0         | 0                | 0        | 0                  | 0        | 0                  |
| Bit   | 7  | 6           | 5         | 4                | 3        | 2                  | 1        | 0                  |
| Write | 0  | SOFTPOR_REQ | 0         | DBG_EXIT         | 0        | 0                  | OTP_EXIT | 0                  |
| Read  | 0  | 0           | 0         | 0                | DBG_MODE | 0                  | 0        | OTP_MODE           |
| Reset | 0  | 0           | 0         | 0                | 0        | 0                  | 0        | 0                  |

Table 68. M\_SYS1\_CFG register bit description

| Bit | Symbol   | Description                  |  |
|-----|----------|------------------------------|--|
| 4   | 57 () 5  | Real-time status of OTP mode |  |
| 0   | OTD MODE | 0 Device is not in OTP mode  |  |
| 0   | OTP_MODE | 1 Device is in OTP mode      |  |
|     |          | Real-time information        |  |
|     |          | Leave OTP mode               |  |
| 1   | OTP_EXIT | 0 No action                  |  |
|     |          | 1 Leave OTP mode             |  |

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 68. M\_SYS1\_CFG register bit description...continued

| Bit      | Symbol         | Description   |  |
|----------|----------------|---|--|
|          |                | POR, self-clear   |  |
|          |                | Real-time status of debug mode  |  |
| 3        | DBG_MODE       | 0 Device is not in Debug mode   |  |
| 3        | DBG_MODE       | 1 Device is in Debug mode   |  |
|          |                | Real-time information   |  |
|          |                | Leave Debug mode  |  |
| 4        | DBC EVIT       | 0 No action   |  |
| 4        | DBG_EXIT       | 1 Leave Debug mode  |  |
|          |                | POR, Self-clear   |  |
|          |                | Request a software POR of FS24 (reset the digital and restart from POR) |  |
| 0        | COETDOD DEO    | 0 No action   |  |
| 6        | SOFTPOR_REQ    | 1 Software POR is requested   |  |
|          |                | POR, Self-clear   |  |
|          |                | Select the power down time slot   |  |
| 0        | TOLOT DOWN OF  | 0 TSLOT = 2 ms  |  |
| 8        | TSLOT_DOWN_CFG | 1 TSLOT = 0 ms  |  |
|          |                | POR   |  |
|          |                | Bypass the SLOT 2 during power up                                       |  |
| 0        | OLOT DVD       | 0 SLOT 2 is not bypassed  |  |
| 9        | SLOT_BYP       | 1 SLOT 2 is bypassed during power up                                    |  |
|          |                | POR   |  |
|          |                | Bypass the OTP loading during power up                                  |  |
| 40       | LOAD OTD DVD   | 0 OTP loading is not bypassed   |  |
| 10       | LOAD_OTP_BYP   | 1 OTP loading is bypassed   |  |
|          |                | POR or in main FSM M4 state   |  |
|          |                | VBOS to V1 switch always enabled  |  |
|          | ラ ム            | 00000 -   |  |
|          |                | 00001 M1  |  |
|          |                | 00010 M2  |  |
|          |                | 00011 M3  |  |
|          | 10 DY          | 00100 M4  |  |
|          | 4              | 00101 M5  |  |
| 11 to 15 | M_FSM_STATE    | 00110 M6  |  |
|          |                | 00111 M7  |  |
|          |                | 01000 M8  |  |
|          |                | 01001 M9  |  |
|          |                | 01010 M10   |  |
|          |                | 01011 M11   |  |
|          |                | 01100 M12   |  |
|          |                | 01101 M13   |  |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 68. M\_SYS1\_CFG register bit description...continued

| Bit | Symbol | Description |
|-----|--------|-------------|
|     |        | 01110 M14   |
|     |        | 01111 M15   |
|     |        | 10000 M16   |
|     |        | 10001 M17   |
|     |        | 10010 M18   |
|     |        | 10011 -     |
|     |        | 10100 -     |
|     |        | 10101 -     |
|     |        | 10110 -     |
|     |        | 10111 -     |
|     |        | 11000 -     |
|     |        | 11001 -     |
|     |        | 11010 -     |
|     |        | 11011 -     |
|     |        | 11100 -     |
|     |        | 11101 -     |
|     |        | 11110 M30   |
|     |        | 11111 -     |
|     |        | POR         |

# 22.7 M\_REG\_CTRL

Table 69. M REG CTRL register bit allocation

| date os. M_NES_OTNE register bit dilocation |      |       |    |         |        |             |      |       |  |
|---|------|-------|----|---------|--------|-------------|------|-------|--|
| Bit   | 15   | 14    | 13 | 12      | 11     | 10          | 9    | 8     |  |
| Write                                       | 0    | 0     | 0  | BUCK_SI | RHSOFF | BUCK_SRHSON |      |       |  |
| Read  | 0    | 0     | 0  | BUCK_SI | RHSOFF | BUCK_SRHSON |      |       |  |
| Reset                                       | 0    | 0     | 0  | 0       | 0      | 0           | 0    | 0     |  |
| Bit   | 7    | 6     | 5  | 4       | 3      | 2           | 1    | 0     |  |
| Write                                       | V1EN | V1DIS | 0  | 0       | 0      | V3ON_LPON   | V3EN | V3DIS |  |
| Read  | 0 7  | 0     | 0  | 0       | 0      | V3ON_LPON   | 0    | 0     |  |
| Reset                                       | 0    | 0     | 0  | 0       | 0      | 0           | 0    | 0     |  |
|   |      |       |    |         |        |             |      |       |  |

Table 70. M\_REG\_CTRL register bit description

| Bit | Symbol | Description   |                         |
|-----|--------|---|-------------------------|
|     | R. C   | Request to disable V3                               |                         |
| 0   | VaDio  | 0 No effect (Regulator remain in its current state) |                         |
| U   | V3DIS  | V3DI2   | 1 Request to disable V3 |
|     |        | POR, Self-clear                                     |                         |
| 4   | ) (OEN | Request to enable V3                                |                         |
| 1   | V3EN   | 0 No effect (Regulator remain in its current state) |                         |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 70. M\_REG\_CTRL register bit description...continued

| Bit      | Symbol        | Description  |
|----------|---------------|--|
|          |               | 1 Request to enable V3                                   |
|          |               | POR, Self-clear  |
|          |               | Configure V3 state in LPON mode                          |
| 2        | V3ON_LPON     | 0 Follow the power down slot configuration               |
| 2        | V3ON_LPON     | 1 Keep V3 ON in LPON if V3 was already ON in NORMAL mode |
|          |               | POR  |
|          |               | Request to disable V1                                    |
| 6        | V1DIS         | 0 No effect (Regulator remain in its current state)      |
| 0        | VIDIS         | 1 Request to disable V1                                  |
|          |               | POR, Self-clear  |
|          |               | Request to enable V1                                     |
| 7        | V1EN          | 0 No effect (Regulator remain in its current state)      |
| ′        |               | 1 Request to enable V1                                   |
|          |               | POR, Self-clear  |
|          |               | Select BUCK slew rate when the High Side turns ON        |
|          |               | 000 HS rising slew rate is 20 ns                         |
|          |               | 001 HS rising slew rate is 20 ns                         |
|          |               | 010 HS rising slew rate is 15 ns                         |
| 8 to 10  | DUCK CDUCON   | 011 HS rising slew rate is 10 ns                         |
| 0 10 10  | BUCK_SRHSON   | 100 HS rising slew rate is 6.3 ns                        |
|          |               | 101 HS rising slew rate is 5 ns                          |
|          |               | 110 HS rising slew rate is 3 ns                          |
|          |               | 111 HS rising slew rate is 2 ns                          |
|          |               | POR or OTP Fuse load                                     |
|          |               | Select BUCK slew rate when the High Side turns OFF       |
|          |               | 00 HS falling slew rate is 20 ns                         |
| 11 to 12 | BLICK SPHSOEE | 01 HS falling slew rate is 15 ns                         |
| 11 10 12 | BUCK_SRHSOFF  | 10 HS falling slew rate is 10 ns                         |
|          |               | 11 HS falling slew rate is 5 ns                          |
|          |               | POR or OTP Fuse load                                     |

# 22.8 M\_REG2\_CTRL

Table 71. M\_REG\_CTRL register bit allocation

| Bit   | 15              | 14      | 13 | 12           | 11     | 10         | 9       | 8      |  |
|-------|-----------------|---------|----|--------------|--------|------------|---------|--------|--|
| Write | 0               | 0       | 0  | 0            | 0      | 0          | GO2DFLT | GO2DVS |  |
| Read  | 0               | 0       | 0  | 0            | 0      | VV1_BUCK_S | 0       | 0      |  |
| Reset | 0               | 0       | 0  | 0            | 0      | 0          | 0       | 0      |  |
| Bit   | 7               | 6       | 5  | 4            | 3      | 2          | 1       | 0      |  |
| Write | VV1_BUCK_DVS_SR |         |    | VV1_BUCK_DVS |        |            |         |        |  |
| Read  | VV1_BUCK        | _DVS_SR |    |              | VV1_BU | ICK_DVS    |         |        |  |

FS2400

All information provided in this document is subject to legal disclaimers.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 71. M\_REG\_CTRL register bit allocation...continued

| Bit   | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|----|----|----|----|----|----|---|---|
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 |

Table 72. M\_REG\_CTRL register bit description

| Bit    | Symbol                  | Description   |
|--------|-------------------------|---|
|        |                         | Select V1 output voltage  |
| 0 to 5 | VV1_BUCK_DVS            | 00000 VV1_BUCK_DVS[5:0]*25 mV or 50 mV depending on the selected range in |
|        |                         | POR   |
|        |                         | Select rate to operate voltage change on V1                               |
|        |                         | 00 22 mV/µs   |
| 6 to 7 | VV1 BUCK DVS SR         | 01 11.25 mV/μs  |
| 0 10 7 | VVI_BOCK_DV3_3K         | 10 5.63 mV/μs   |
|        |                         | 11 2.81 mV/µs   |
|        |                         | POR   |
|        |                         | Set V1 output voltage to DVS value  |
| 8      | GO2DVS                  | 0 No effect   |
| 0      | GOZDVS                  | 1 V1 is set to DVS Value  |
|        |                         | POR   |
|        |                         | Set V1 output voltage to default value                                    |
| 9      | GOTODFLT <sup>[1]</sup> | 0 No effect   |
| 9      | GOTODELI                | 1 V1 is set to default Value  |
|        |                         | POR   |
|        |                         | Report the on-going V1 voltage setting                                    |
| 7      | VA/4 BLICK S            | 0 Buck is set to default value  |
| ′      | VV1_BUCK_S              | 1 Buck is set to DVS value  |
|        |                         | POR   |

<sup>[1]</sup> After setting the GO2DVS bit, ensure that the software waits for the DVS completion before setting the GOTODFLT bit. The DVS completion time is determined by the voltage settings and the VV1\_BUCK\_DVS\_SR[1:0] setting.

# 22.9 M\_REG\_FLG

Table 73. M\_REG\_FLG register bit allocation

| Bit   | 15       | 14       | 13        | 12      | 11     | 10      | 9        | 8      |
|-------|----------|----------|-----------|---------|--------|---------|----------|--------|
| Write | 0        | 0        | 0         | 0       | 0      | 0       | 0        | 0      |
| Read  | V1LSOC_I | V1_UVW_I | V1TWARN_I | V1TSD_I | 0      | V3TSD_I | V1UVLP_I | V1UV_I |
| Reset | 0        | 0        | 0         | 0       | 0      | 0       | 0        | 0      |
| Bit   | 7        | 6        | 5         | 4       | 3      | 2       | 1        | 0      |
| Write | 0        | 0        | 0         | 0       | 0      | 0       | 0        | 0      |
| Read  | 0        | V3UV_I   | V1OV_I    | 0       | V3OV_I | V1OC_I  | 0        | V3OC_I |
| Reset | 0        | 0        | 0         | 0       | 0      | 0       | 0        | 0      |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 74. M\_REG\_FLG register bit description

| Bit | Symbol   | Description                               |
|-----|--|---|
|     |  | Report V3 overcurrent event               |
| 0   | V3OC_I   | 0 No event detected                       |
| O   | V300_I   | 1 V3 OC occurred                          |
|     |  | POR, or clear on write (write '1')        |
|     |  | Report V1 overcurrent event               |
| 2   | V1OC_I   | 0 No event detected                       |
| 2   | V 10C_1  | 1 V1 OC occurred                          |
|     |  | POR, or clear on write (write '1')        |
|     |  | Report V3 overvoltage event               |
| 3   | V2OV 1   | 0 No event detected                       |
| 3   | V3OV_I   | 1 V3 OV occurred                          |
|     |  | POR, or clear on write (write '1')        |
|     |  | Report V1 overvoltage event               |
| E   | V10V I   | 0 No event detected                       |
| 5   | V1OV_I   | 1 V1 OV occurred                          |
|     |  | POR, or clear on write (write '1')        |
|     |  | Report V3 undervoltage event              |
| 0   | V3UV_I   | 0 No event detected                       |
| 6   |  | 1 V3 UV occurred                          |
|     |  | POR, or clear on write (write '1')        |
|     |  | Report V1 undervoltage event              |
|     | N/41 B/ 1  | 0 No event detected                       |
| 8   | V1UV_I   | 1 V1 UV occurred                          |
|     |  | POR, or clear on write (write '1')        |
|     |  | Report V1 undervoltage event in LPON      |
| •   | \(\delta \) \(\del | 0 No event detected                       |
| 9   | V1UVLP_I   | 1 V1 under voltage event occurred in LPON |
|     |  | POR, or clear on write (write '1')        |
|     |  | Report V3 thermal shutdown event          |
| 40  | V(0T0D )   | 0 No event detected                       |
| 10  | V3TSD_I  | 1 V3 TSD occurred                         |
|     |  | POR, or clear on write (write '1')        |
|     |  | Report V1 thermal shutdown event          |
| 40  | V4T05 I  | 0 No event detected                       |
| 12  | V1TSD_I  | 1 V1 TSD occurred                         |
|     | 7  | POR, or clear on write (write '1')        |
|     |  | Report V1 temperature warning event       |
| 40  | \/4T\\\^5\\\.  | 0 No event detected                       |
| 13  | V1TWARN_I  | 1 die V1 TWARN occurred                   |
|     |  | POR, or clear on write (write '1')        |

CONFIDENTIAL

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 74. M\_REG\_FLG register bit description...continued

| Bit | Symbol    | Description                                   |
|-----|-----------|---|
|     |           | Report V1 undervoltage pre-warning event      |
| 14  | \/411\/\\ | 0 No event detected                           |
| 14  | V1UVW_I   | 1 V1 under voltage pre-warning event occurred |
|     |           | POR, or clear on write (write '1')            |
|     | V1LSOC_I  | Report V1 low side overcurrent event          |
| 15  |           | 0 No event detected                           |
| 15  |           | 1 V1 LS OC occurred                           |
|     |           | POR, or clear on write (write '1')            |

# 22.10 M\_REG\_MSK

#### Table 75. M\_REG\_MSK register bit allocation

| Bit   | 15       | 14      | 13        | 12      | 11     | 10      | 9        | 8      |
|-------|----------|---------|-----------|---------|--------|---------|----------|--------|
| Write | V1LSOC_M | V1UVW_M | V1TWARN_M | V1TSD_M | 0      | V3TSD_M | V1UVLP_M | V1UV_M |
| Read  | V1LSOC_M | V1UVW_M | V1TWARN_M | V1TSD_M | 0      | V3TSD_M | V1UVLP_M | V1UV_M |
| Reset | 0        | 0       | 0         | 0       | 0      | 0       | 0        | 0      |
| Bit   | 7        | 6       | 5         | 4       | 3      | 2       | 1        | 0      |
| Write | 0        | V3UV_M  | V1OV_M    | 0       | V3OV_M | V1OC_M  | 0        | V3OC_M |
| Read  | 0        | V3UV_M  | V1OV_M    | 0       | V3OV_M | V1OC_M  | 0        | V3OC_M |
| Reset | 0        | 0       | 0         | 0       | 0      | 0       | 0        | 0      |

Table 76. M\_REG\_MSK register bit description

| Bit | Symbol                                 | Description                       |  |  |  |  |
|-----|--|-----------------------------------|--|--|--|--|
|     |  | Inhibit V3 overcurrent interrupt  |  |  |  |  |
|     | \/200 M                                | 0 Interrupt is not inhibited      |  |  |  |  |
| 0   | V3OC_M                                 | 1 Interrupt is inhibited          |  |  |  |  |
|     |  | POR                               |  |  |  |  |
|     |  | Inhibit V1 overcurrent interrupt  |  |  |  |  |
|     | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | 0 Interrupt is not inhibited      |  |  |  |  |
| 2   | V1OC_M                                 | 1 Interrupt is inhibited          |  |  |  |  |
|     |  | POR                               |  |  |  |  |
|     | 7 6                                    | Inhibit V3 overvoltage interrupt  |  |  |  |  |
|     | V20V M                                 | 0 Interrupt is not inhibited      |  |  |  |  |
| 3   | V3OV_M                                 | 1 Interrupt is inhibited          |  |  |  |  |
| /   |  | POR                               |  |  |  |  |
|     |  | Inhibit V1 overvoltage interrupt  |  |  |  |  |
| _   | \/40\/ M                               | 0 Interrupt is not inhibited      |  |  |  |  |
| 5   | V1OV_M                                 | 1 Interrupt is inhibited          |  |  |  |  |
|     |  | POR                               |  |  |  |  |
| 6   | V3UV_M                                 | Inhibit V3 undervoltage interrupt |  |  |  |  |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 76. M\_REG\_MSK register bit description...continued

| Bit | Symbol                          | Description                                    |
|-----|---------------------------------|--|
|     |                                 | 0 Interrupt is not inhibited                   |
|     |                                 | 1 Interrupt is inhibited                       |
|     |                                 | POR  |
|     |                                 | Inhibit V1 undervoltage interrupt              |
| 0   | \/41.D/ A4                      | 0 Interrupt is not inhibited                   |
| 8   | V1UV_M                          | 1 Interrupt is inhibited                       |
|     |                                 | POR  |
|     |                                 | Inhibit V1 undervoltage in LPON interrupt      |
| •   | \(\dagger{\partial}{\partial}\) | 0 Interrupt is not inhibited                   |
| 9   | V1UVLP_M                        | 1 Interrupt is Inhibited                       |
|     |                                 | POR  |
|     |                                 | Inhibit V3 thermal shutdown interrupt          |
| 40  | VOTED M                         | 0 Interrupt is not inhibited                   |
| 10  | V3TSD_M                         | 1 Interrupt is inhibited                       |
|     |                                 | POR  |
|     |                                 | Inhibit V1 thermal shutdown interrupt          |
| 40  | VATCD M                         | 0 Interrupt is not inhibited                   |
| 12  | V1TSD_M                         | 1 Interrupt is inhibited                       |
|     |                                 | POR  |
|     |                                 | Inhibit V1 thermal warning interrupt           |
| 12  | \/4T\A/A DAL A4                 | 0 Interrupt is not inhibited                   |
| 13  | V1TWARN_M                       | 1 Interrupt is inhibited                       |
|     |                                 | POR  |
|     | <i> </i>                        | Inhibit V1 under voltage pre-warning interrupt |
| 14  | V1UVW_M                         | 0 Interrupt is not inhibited                   |
| 14  | V 10 V VV_IVI                   | 1 Interrupt is inhibited                       |
|     |                                 | POR  |
|     |                                 | Inhibit V1 low side overcurrent interrupt      |
| 15  | V41 500 M                       | 0 Interrupt is not inhibited                   |
| 15  | V1LSOC_M                        | 1 Interrupt is inhibited                       |
|     |                                 | POR  |

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 22.11 M\_REG1\_FLG

Table 77. M\_REG\_FLG register bit allocation

| Bit   | 15     | 14     | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|--------|--------|----|----|----|----|---|---|
| Write | V0UV_I | V0OV_I | 0  | 0  | 0  | 0  | 0 | 0 |
| Read  | V0UV_I | V0OV_I | 0  | 0  | 0  | 0  | 0 | 0 |
| Reset | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Bit   | 7      | 6      | 5  | 4  | 3  | 2  | 1 | 0 |
| Write | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Read  | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Reset | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |

Table 78. M\_REG\_FLG register bit description

| Bit | Symbol | Description                         |
|-----|--------|-------------------------------------|
|     |        | Report VMON_EXT Over Voltage event  |
| 14  | V00V I | 0 No event detected                 |
| 14  | V00V_I | 1 VMON_EXT UV occurred              |
|     |        | POR, or Clear on Write (write '1')  |
|     | V0UV_I | Report VMON_EXT Under Voltage event |
| 15  |        | 0 No event detected                 |
| 15  |        | 1 VMON_EXT OV occurred              |
|     |        | POR, or Clear on Write (write '1')  |

# 22.12 M REG1 MSK

Table 79. M\_REG\_MSK register bit allocation

| Bit   | 15     | 14     | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|--------|--------|----|----|----|----|---|---|
| Write | V0UV_M | V00V_M | 0  | 0  | 0  | 0  | 0 | 0 |
| Read  | V0UV_M | V0OV_M | 0  | 0  | 0  | 0  | 0 | 0 |
| Reset | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Bit   | 7      | 6      | 5  | 4  | 3  | 2  | 1 | 0 |
| Write | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Read  | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Reset | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |

Table 80. M\_REG\_MSK register bit description

|     |          | of bit description                      |
|-----|----------|---|
| Bit | Symbol   | Description                             |
|     |          | Inhibit VMON_EXT overvoltage interrupt  |
| 14  | \/00\/ M | 0 Interrupt is not inhibited            |
| 14  | V0OV_M   | 1 Interrupt is inhibited                |
|     |          | POR                                     |
| 15  | V0UV_M   | Inhibit VMON_EXT undervoltage interrupt |

FS2400

All information provided in this document is subject to legal disclaimers.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 80. M\_REG\_MSK register bit description...continued

| Bit | Symbol | Description                  |     |
|-----|--------|------------------------------|-----|
|     |        | 0 Interrupt is not inhibited |     |
|     |        | 1 Interrupt is inhibited     | 70  |
|     |        | POR                          | A 7 |

# 22.13 M\_IO\_CTRL

Table 81. M\_IO\_CTRL register bit allocation

| Bit   | 15      | 14  | 13      | 12  | 11         | 10  | 9       | 8       |
|-------|---------|-----|---------|-----|------------|-----|---------|---------|
| Write | WK2PUPD |     | WK3PUPD |     | HVIO1PUPUD |     | HVIO1HI | HVIO1LO |
| Read  | WK2PUPD |     | WK3PUPD |     | HVIO1PUPUD |     | 0       | 0       |
| Reset | OTP     | OTP | OTP     | OTP | OTP        | OTP | 0       | 0       |
| Bit   | 7       | 6   | 5       | 4   | 3          | 2   | 1       | 0       |
| Write | 0       | 0   | 0       | 0   | 0          | 0   | 0       | 0       |
| Read  | 0       | 0   | 0       | 0   | 0          | 0   | 0       | 0       |
| Reset | 0       | 0   | 0       | 0   | 0          | 0   | 0       | 0       |

Table 82. M\_IO\_CTRL register bit description

| Bit      | Symbol      | Description   |  |  |  |  |  |
|----------|-------------|---|--|--|--|--|--|
|          |             | Request to assert HVIO1 when configured as an output                  |  |  |  |  |  |
| 0        | HVIO1LO     | 0 No effect (IO remain in its current state)                          |  |  |  |  |  |
| 8        | HVIOTEO     | 1 Request to assert HVIO1 low   |  |  |  |  |  |
|          |             | POR, self-clear   |  |  |  |  |  |
|          |             | Request to release HVIO1 when configured as an output                 |  |  |  |  |  |
| 0        | 10/10/11    | 0 No effect (IO remain in its current state)                          |  |  |  |  |  |
| 9        | HVIO1HI     | 1 Request to release HVIO1 high                                       |  |  |  |  |  |
|          | 1           | POR, self-clear   |  |  |  |  |  |
|          |             | Select the internal pulldown/up on HVIO1 pin                          |  |  |  |  |  |
|          |             | 00 HVIO1 internal pulldown and pullup are disabled                    |  |  |  |  |  |
| 10 to 11 |             | 01 HVIO1 internal pulldown is enabled and pullup is disabled          |  |  |  |  |  |
| 10 to 11 | HVIO1PUPUD  | 10 HVIO1 internal pulldown is disabled and pullup is enabled          |  |  |  |  |  |
|          |             | 11 HVIO1 internal pulldown and pullup are configured as cell repeater |  |  |  |  |  |
|          | $\triangle$ | OTP fuse load   |  |  |  |  |  |
|          |             | Select the internal pulldown/up on WAKE3 pin                          |  |  |  |  |  |
|          | 15          | 00 WAKE3 internal pulldown and pullup are disabled                    |  |  |  |  |  |
| 12 to 13 | WK3PUPD     | 01 WAKE3 internal pulldown is enabled and pullup is disabled          |  |  |  |  |  |
| 12 10 13 | WK3PUPD     | 10 WAKE3 internal pulldown is disabled and pullup is enabled          |  |  |  |  |  |
|          |             | 11 WAKE3 internal pulldown and pullup are configured as cell repeater |  |  |  |  |  |
|          |             | OTP fuse load   |  |  |  |  |  |
| 14 to 15 | WIKADI IDD  | Select the internal pulldown/up on WAKE2 pin                          |  |  |  |  |  |
| 14 to 15 | WK2PUPD     | 00 WAKE2 internal pulldown and pullup are disabled                    |  |  |  |  |  |

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 82. M\_IO\_CTRL register bit description...continued

| _ |     |        | •   |
|---|-----|--------|---|
|   | Bit | Symbol | Description   |
|   |     |        | 01 WAKE2 internal pulldown is enabled and pullup is disabled          |
|   |     |        | 10 WAKE2 internal pulldown is disabled and pullup is enabled          |
|   |     |        | 11 WAKE2 internal pulldown and pullup are configured as cell repeater |
|   |     |        | OTP fuse load   |
|   |     |        | 11 WAKE2 internal pulldown and pullup are configured as cell repeater |

# 22.14 M\_IO\_TIMER\_FLG

#### Table 83. M\_IO\_TIMER\_FLG register bit allocation

| Bit   | 15 | 14 | 13 | 12 | 11      | 10    | 9     | 8     |
|-------|----|----|----|----|---------|-------|-------|-------|
| Write | 0  | 0  | 0  | 0  | 0       | 0     | 0     | LDT_I |
| Read  | 0  | 0  | 0  | 0  | 0       | 0     | 0     | LDT_I |
| Reset | 0  | 0  | 0  | 0  | 0       | 0     | 0     | 0     |
| Bit   | 7  | 6  | 5  | 4  | 3       | 2     | 1     | 0     |
| Write | 0  | 0  | 0  | 0  | HVIO1_I | WK3_I | WK2_I | 0     |
| Read  | 0  | 0  | 0  | 0  | HVIO1_I | WK3_I | WK2_I | 0     |
| Reset | 0  | 0  | 0  | 0  | 0       | 0     | 0     | 0     |

Table 84. M\_IO\_TIMER\_FLG register bit description

| Bit | Symbol  | Description   |                                    |  |
|-----|---------|---|------------------------------------|--|
|     |         | Report WAKE2 input state change event if not masked |                                    |  |
| 1   | WK2 I   | 0 No event on WAKE2                                 |                                    |  |
| ļ   | VVK2_I  | 1 Event on WAKE2 occurred                           |                                    |  |
|     |         | POR, or clear on write (write '1')                  |                                    |  |
|     |         | ReportWAKE3 input state change event if not masked  |                                    |  |
| 2   | W//C2   | 0 No event on WAKE3                                 |                                    |  |
| 2   | WK3_I   | 1 Event on WAKE3 occurred                           |                                    |  |
|     | _       |   | POR, or clear on write (write '1') |  |
|     | HVIO1_I | Report HVIO1 input state change event if not masked |                                    |  |
| 3   |         | 0 No event on HVIO1                                 |                                    |  |
| 3   |         | 1 Event on HVIO1 occurred                           |                                    |  |
|     |         | POR, or clear on write (write '1')                  |                                    |  |
|     | △′ ♦    | Report WAKE3 input state change event if not masked |                                    |  |
| 7   | WK3_I   | 0 No event on WAKE3                                 |                                    |  |
| 1   | VVN3_I  | 1 Event on WAKE3 occurred                           |                                    |  |
|     |         | POR, or clear on write (write '1')                  |                                    |  |
|     |         | Report LDT event                                    |                                    |  |
| 8   | LDT_I   | 0 No event on LDT                                   |                                    |  |
| 0   | [ []    | 1 Event on LDT occurred                             |                                    |  |
|     |         | POR, or clear on write (write '1')                  |                                    |  |

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 22.15 M\_IO\_TIMER\_MSK

Table 85. M\_IO\_TIMER\_MSK register bit allocation

| Bit   | 15 | 14 | 13 | 12 | 11      | 10    | 9     | 8     |
|-------|----|----|----|----|---------|-------|-------|-------|
| Write | 0  | 0  | 0  | 0  | 0       | 0     | 0     | LDT_M |
| Read  | 0  | 0  | 0  | 0  | 0       | 0     | 0     | LDT_M |
| Reset | 0  | 0  | 0  | 0  | 0       | 0     | 0     | 0     |
| Bit   | 7  | 6  | 5  | 4  | 3       | 2     | 1     | 0     |
| Write | 0  | 0  | 0  | 0  | HVIO1_M | WK3_M | WK2_M | 0     |
| Read  | 0  | 0  | 0  | 0  | HVIO1_M | WK3_M | WK2_M | 0     |
| Reset | 0  | 0  | 0  | 0  | 0       | 0     | 0     | 0     |

Table 86. M\_IO\_TIMER\_MSK register bit description

| Bit | Symbol   | Description                                 |
|-----|----------|---|
|     |          | Inhibit WAKE2 input state change interrupt  |
| 4   | VAUCO NA | 0 Interrupt is not inhibited in Normal mode |
| ı   | WK2_M    | 1 Interrupt is always Inhibited             |
|     |          | POR   |
|     | WII/O M  | Inhibit WAKE3 input state change interrupt  |
| 2   |          | 0 Interrupt is not inhibited in Normal mode |
| 2   | WK3_M    | 1 Interrupt is always Inhibited             |
|     |          | POR   |
|     |          | Inhibit HVIO1 input state change interrupt  |
| 3   | LIVIO1 M | 0 Interrupt is not inhibited in Normal mode |
| 3   | HVIO1_M  | 1 Interrupt is always Inhibited             |
|     |          | POR   |
|     |          | Inhibit LDT event interrupt                 |
| 8   | LDT M    | 0 Interrupt is not inhibited                |
| Ö   | LDT_M    | 1 Interrupt is always Inhibited             |
|     |          | POR   |

# 22.16 M\_VSUP\_COM\_FLG

Table 87. M\_VSUP\_COM\_FLG register bit allocation

| Bit   | 15        | 14        | 13        | 12          | 11        | 10               | 9        | 8                 |  |  |
|-------|-----------|-----------|-----------|-------------|-----------|------------------|----------|-------------------|--|--|
| Write | 0         | 0         | 0         | 0           | VBOS_UV_I | 0                | 0        | 0                 |  |  |
| Read  | 0         | 0         | 0         | VBOS2V1SW_S | VBOS_UV_I | 0                | 0        | 0                 |  |  |
| Reset | 0         | 0         | 0         | 0           | 0         | 0                | 0        | 0                 |  |  |
| Bit   | 7         | 6         | 5         | 4           | 3         | 2                | 1        | 0                 |  |  |
| Write | SPI_CRC_I | SPI_CLK_I | SPI_REQ_I | 0           | 0         | VSUPUV_<br>5P7_I | VSUPOV_I | VSUPUV_<br>_4P7_I |  |  |
| Read  | SPI_CRC_I | SPI_CLK_I | SPI_REQ_I | 0           | 0         | VSUPUV_<br>5P7_I | VSUPOV_I | VSUPUV_<br>_4P7_I |  |  |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 87. M\_VSUP\_COM\_FLG register bit allocation...continued

| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
|-------|---|---|---|---|---|---|---|---|--|
|-------|---|---|---|---|---|---|---|---|--|

| it | Symbol            | Description   |
|----|-------------------|---|
|    |                   | Report VSUP UV event at 4.7 V   |
| 0  | \/CHDH\/ 4D7      | 0 No VSUP UV event at 4.7 V   |
| 0  | VSUPUV_4P7_I      | 1 VSUP UV event occurred at 4.7 V   |
|    |                   | POR, or clear on write(write '1')   |
|    |                   | Report VSUP OV event  |
| 1  | VSUPOV_I          | 0 No VSUP OV event  |
| '  | V30F0V_I          | 1 VSUP OV event occurred  |
|    |                   | POR, or clear on write (write '1')  |
|    |                   | ReportVSUP UV event at 5.7 V  |
| 2  | \/\$[ D  \/_5D7_! | 0 No VSUP UV event at 5.7 V   |
| ۷  | VSUPUV_5P7_I      | 1 VSUP UV event occurred at 5.7 V   |
|    |                   | POR, or clear on write (write '1')  |
|    |                   | Report SPI request error due to writing or reading in an invalid register |
| _  | CDL DEO. I        | 0 No error  |
| 5  | SPI_REQ_I         | 1 SPI request error reported  |
|    |                   | POR, or clear on write(write'1)   |
|    | ODL OLK I         | Report SPI clock error due to wrong number of clock pulses                |
| 6  |                   | 0 No error  |
| 6  | SPI_CLK_I         | 1 SPI clock error reported  |
|    |                   | POR, or clear on write (write'1)  |
|    |                   | Report SPI CRC error due to incorrect CRC calculation                     |
| 7  | CDL CDC I         | 0 No error  |
| 7  | SPI_CRC_I         | 1 SPI CRC error reported  |
|    |                   | POR, or clear on write (write'1)  |
|    |                   | Report VBOS undervoltage event  |
| 11 | VPOS IIV I        | 0 No event detected   |
| "  | VBOS_UV_I         | 1 VBOS UV occurred  |
|    |                   | POR, or clear on write (write'1)  |
|    |                   | Real-time status of the switch between VBOS and V1                        |
| 12 | VBOS2V1SW_S       | 0 The switch is opened  |
| 12 | VBU32V13W_5       | 1 The switch is closed  |
|    | 7                 | Real-time information   |

# 22.17 M\_VSUP\_COM\_MSK

Table 89. M\_VSUP\_COM\_MSK register bit allocation

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  |
|-----|----|----|----|----|----|----|---|---|--|

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 89. M\_VSUP\_COM\_MSK register bit allocation...continued

| Write | 0         | 0         | 0         | 0 | 0 | 0                | 0        | 0                |
|-------|-----------|-----------|-----------|---|---|------------------|----------|------------------|
| Read  | 0         | 0         | 0         | 0 | 0 | 0                | 0        | 0                |
| Reset | 0         | 0         | 0         | 0 | 0 | 0                | 0        | 0                |
| Bit   | 7         | 6         | 5         | 4 | 3 | 2                | 1        | 0                |
| Write | SPI_CRC_M | SPI_CLK_M | SPI_REQ_M | 0 | 0 | VSUPUV_<br>4P7_M | VSUPOV_M | VSUPUV_<br>4P7_M |
| Read  | SPI_CRC_M | SPI_CLK_M | SPI_REQ_M | 0 | 0 | VSUPUV_<br>4P7_M | VSUPOV_M | VSUPUV_<br>4P7_M |
| Reset | 0         | 0         | 0         | 0 | 0 | 0                | 0        | 0                |

Table 90. M\_VSUP\_COM\_MSK register bit description

| Bit | Symbol         | Description                         |
|-----|----------------|-------------------------------------|
|     | VSUPUV_4P7_M   | Inhibit VSUPUV interrupt at 4.7 V   |
| 0   |                | 0 Interrupt is not inhibited        |
| 0   |                | 1 Interrupt is inhibited            |
|     |                | POR                                 |
|     |                | Inhibit VSUPOV interrupt            |
| 4   | VOLIDOV, M     | 0 Interrupt is not inhibited        |
| 1   | VSUPOV_M       | 1 Interrupt is inhibited            |
|     |                | POR                                 |
|     | VSUPUV 5P7 M   | Inhibit VSUPUV interrupt at 5.7 V   |
| 2   |                | 0 Interrupt is not inhibited        |
| 2   | V30P0V_3P7_IVI | 1 Interrupt is inhibited            |
|     |                | POR                                 |
|     | 001 DE0 M      | Inhibit SPI request error interrupt |
| 5   |                | 0 Interrupt is not inhibited        |
| 5   | SPI_REQ_M      | 1 Interrupt is inhibited            |
|     | 1              | POR                                 |
|     |                | Inhibit SPI clock error interrupt   |
| 6   | SPI_CLK_M      | 0 Interrupt is not inhibited        |
| 0   | SPI_CLK_W      | 1 Interrupt is inhibited            |
|     |                | POR                                 |
|     | 1 2 4          | Inhibit SPI CRC error interrupt     |
| 7   | SDI CDC M      | 0 Interrupt is not inhibited        |
| 1   | SPI_CRC_M      | 1 Interrupt is inhibited            |
|     |                | POR                                 |

# 22.18 M\_IOWU\_CFG

Table 91. M\_IOWU\_CFG register bit allocation

| Bit   | 15 | 14 | 13 | 12 | 11         | 10       | 9        | 8 |
|-------|----|----|----|----|------------|----------|----------|---|
| Write | 0  | 0  | 0  | 0  | HVIO1_DGLT | WK3_DGLT | WK2_DGLT | 0 |
| Read  | 0  | 0  | 0  | 0  | HVIO1_DGLT | WK3_DGLT | WK2_DGLT | 0 |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 91. M\_IOWU\_CFG register bit allocation...continued

| Reset | 0      | 0     | 0         | 0     | 0         | 0     | 0   | 0 |
|-------|--------|-------|-----------|-------|-----------|-------|-----|---|
| Bit   | 7      | 6     | 5         | 4     | 3         | 2     | . 1 | 0 |
| Write | HVIO1_ | WUCFG | WK3_WUCFG |       | WK2_WUCFG |       | 0   | 0 |
| Read  | HVIO1_ | WUCFG | WK3_V     | VUCFG | WK2_V     | VUCFG | 0   | 0 |
| Reset | 0      | 0     | 0         | 0     | 0         | 1     | 0   | 1 |

#### Table 92. M\_IOWU\_CFG register bit description

| Bit     | Symbol           | Description  |
|---------|------------------|--|
|         |                  | Configure WAKE2 wake-up polarity                               |
|         |                  | 00 Input comparator disabled in LP modes only (no consumption) |
| 2 to 3  | MIKA MILIOTO     | 01 High-level wake up is configured                            |
| 2 10 3  | WK2_WUCFG        | 10 Low-level wake up is configured                             |
|         |                  | 11 Reserved  |
|         |                  | POR  |
|         |                  | Configure WAKE3 wake-up polarity                               |
|         |                  | 00 Input comparator disabled in LP modes only (no consumption) |
| 4 4 5 5 | 14//C2 14// 10FC | 01 High-level wake up is configured                            |
| 4 to 5  | WK3_WUCFG        | 10 Low-level wake up is configured                             |
|         |                  | 11 Reserved  |
|         |                  | POR  |
|         | HVIO1_WUCFG      | Configure HVIO1 wake-up polarity                               |
|         |                  | 00 Input comparator disabled in LP modes only (no consumption) |
| 6 to 7  |                  | 01 High-level wake up is configured                            |
| 6 10 7  |                  | 10 Low-level wake up is configured                             |
|         |                  | 11 Wake up via mode selection is configured                    |
|         | 2                | POR  |
|         | 3                | Configure WAKE2 deglitcher time                                |
| 9       | WK2 DOLT         | 0 WAKE2 deglitcher = 15 us                                     |
| 9       | WK2_DGLT         | 1 WAKE2 deglitcher = 65 us                                     |
|         |                  | POR, Write   |
|         | .00              | Configure WAKE3 deglitcher time                                |
| 10      | WK3_DGLT         | 0 WAKE3 deglitcher = 15 us                                     |
| 10      | WK3_DGL1         | 1 WAKE3 deglitcher = 65 us                                     |
|         |                  | POR, write   |
|         |                  | Configure HVIO1 deglitcher time                                |
| 11      | HVIO1_DGLT       | 0 HVIO1 deglitcher = 15 us                                     |
| 11      | TIVIO1_DGLI      | 1 HVIO1 deglitcher = 65 us                                     |
|         |                  | POR, write   |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 22.19 M\_IOWU\_EN

Table 93. M\_IOWU\_EN register bit allocation

| Bit   | 15     | 14   | 13       | 12   | 11    | 10   | 9 | 8 |
|-------|--------|------|----------|------|-------|------|---|---|
| Write | 0      | 0    | 0        | 0    | 0     | 0    | 0 | 0 |
| Read  | 0      | 0    | 0        | 0    | 0     | 0    | 0 | 0 |
| Reset | 0      | 0    | 0        | 0    | 0     | 0    | 0 | 0 |
| Bit   | 7      | 6    | 5        | 4    | 3     | 2    | 1 | 0 |
| Write | HVIO1_ | WUEN | WK3_\    | WUEN | WK2_\ | NUEN | 0 | 0 |
| Read  | HVIO1_ | WUEN | WK3_WUEN |      | WK2_\ | NUEN | 0 | 0 |
| Reset | 0      | 1    | 0        | 1    | 0     | 1    | 0 | 0 |

Table 94. M\_IOWU\_EN register bit description

| Bit    | Symbol         | Description                                      |
|--------|----------------|--|
|        |                | Configure WAKE2 wake-up and interrupt capability |
|        |                | 00 No wake up and no interrupt                   |
| 0 to 1 | VAUCO VAULIENI | 01 Wake up only                                  |
| 0 10 1 | WK2_WUEN       | 10 Interrupt only                                |
|        |                | 11 Wake up and interrupt                         |
|        |                | POR or Fail-safe state                           |
|        |                | Configure WAKE3 wake-up and interrupt capability |
|        | MICO MILITAL   | 00 No wake up and no interrupt                   |
| 2 to 3 |                | 01 Wake up only                                  |
| 2 10 3 | WK3_WUEN       | 10 Interrupt only                                |
|        |                | 11 Wake up and interrupt                         |
|        |                | POR or Fail-safe state                           |
|        |                | Configure HVIO1 wake up and interrupt capability |
|        |                | 00 No wake up and no interrupt                   |
| 4 to 5 | LIVIO1 WILLIAM | 01 Wake up only                                  |
| 4 10 5 | HVIO1_WUEN     | 10 Interrupt only                                |
|        |                | 11 Wake up and interrupt                         |
|        |                | POR or Fail-safe state                           |

# 22.20 M\_IOWU\_FLG

Table 95. M\_IOWU\_FLG register bit allocation

| Bit   | 15 | 14 | 13         | 12 | 11 | 10       | 9        | 8 |
|-------|----|----|------------|----|----|----------|----------|---|
| Write | 0  | 0  | 0          | 0  | 0  | 0        | 0        | 0 |
| Read  | 0  | 0  | 0          | 0  | 0  | 0        | 0        | 0 |
| Reset | 0  | 0  | 0          | 0  | 0  | 0        | 0        | 0 |
| Bit   | 7  | 6  | 5          | 4  | 3  | 2        | 1        | 0 |
| Write | 0  | 0  | HVIO1_WU_I | 0  | 0  | WK3_WU_I | WK2_WU_I | 0 |
| Read  | 0  | 0  | HVIO1_WU_I | 0  | 0  | WK3_WU_I | WK2_WU_I | 0 |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 95. M\_IOWU\_FLG register bit allocation...continued

| Bit   | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|----|----|----|----|----|----|---|---|
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 |

#### Table 96. M IOWU FLG register bit description

| Bit | Symbol                                 | Description                            |
|-----|--|--|
|     |  | Report WAKE2 wake-up event             |
| 4   | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | 0 No wake up by WAKE2 (level)          |
| ı   | WK2_WU_I                               | 1 Wake up by WAKE2 occurred (level)    |
|     |  | POR, Go to LP modes (clear_all_wu_flg) |
|     |  | Report WAKE3 wake up event             |
| 2   | 14470 1441                             | 0 No wake up by WAKE3 (level)          |
| 2   | WK3_WU_I                               | 1 Wake up by WAKE3 occurred (level)    |
|     |  | POR, Go to LP modes (clear_all_wu_flg) |
|     |  | Report HVIO1 wake-up event             |
| _   | 11/104 /4/11                           | 0 No wake up by HVIO1 (level)          |
| 5   | HVIO1_WU_I                             | 1 Wake up by HVIO1 occurred (level)    |
|     |  | POR, Go to LP modes (clear_all_wu_flg) |

# 22.21 M\_WU1\_EN

#### Table 97. M\_WU1\_EN register bit allocation

| Bit   | 15 | 14 | 13       | 12   | 11  | 10 | 9     | 8    |
|-------|----|----|----------|------|-----|----|-------|------|
| Write | 0  | 0  | 0        | 0    | . 0 | 0  | 0     | 0    |
| Read  | 0  | 0  | 0        | 0    | 0   | 0  | 0     | 0    |
| Reset | 0  | 0  | 0        | 0    | 0   | 0  | 0     | 0    |
| Bit   | 7  | 6  | 5        | 4    | 3   | 2  | 1     | 0    |
| Write | 0  | 0  | LDT_V    | VUEN | 0   | 0  | CAN_\ | WUEN |
| Read  | 0  | 0  | LDT_WUEN |      | 0   | 0  | CAN_\ | WUEN |
| Reset | 0  | 0  | 0        | 0    | 1   | 1  | 1     | 1    |

#### Table 98. M\_WU1\_EN register bit description

| Bit    | Symbol       | Description                                    |  |  |  |
|--------|--------------|--|--|--|--|
|        | 30 57        | Configure CAN wake-up and interrupt capability |  |  |  |
|        |              | 00 No wake up and no interrupt                 |  |  |  |
| 0 to 1 | CANL WILLIAM | 01 Wake up only                                |  |  |  |
| 0 to 1 | CAN_WUEN     | 10 Interrupt only                              |  |  |  |
|        |              | 11 Wake up and interrupt                       |  |  |  |
|        |              | POR or Fail-safe state                         |  |  |  |
| 4 to 5 | LDT_WUEN     | Configure LDT wake-up and interrupt capability |  |  |  |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 98. M\_WU1\_EN register bit description...continued

| Bit | Symbol | Description                    |       |
|-----|--------|--------------------------------|-------|
|     |        | 00 No wake up and no interrupt | ~:    |
|     |        | 01 Wake up only                | 7     |
|     |        | 10 Interrupt only              |       |
|     |        | 11 Wake up and interrupt       | . 6   |
|     |        | POR or Fail-safe state         | ~ O B |

# 22.22 M\_WU1\_FLG

Table 99. M WU1 FLG register bit allocation

| Bit   | 15        | 14         | 13        | 12           | 11 | 10       | 9      | 8           |
|-------|-----------|------------|-----------|--------------|----|----------|--------|-------------|
| Write | 0         | 0          | 0         | 0            | 0  | 0        | 0      | 0           |
| Read  | 0         | 0          | 0         | 0            | 0  | 0        | FS_EVT | EXT_RSTB_WU |
| Reset | 0         | 0          | 0         | 0            | 0  | 0        | 0      | 0           |
| Bit   | 7         | 6          | 5         | 4            | 3  | 2        | 1      | 0           |
| Write | 0         | 0          | 0         | 0            | 0  | 0        | 0      | 0           |
| Read  | WD_OFL_WU | V1_UVLP_WU | INT_TO_WU | GO2NORMAL_WU | 0  | LDT_WU_I | 0      | CAN_WU_I    |
| Reset | 0         | 0          | 0         | 0            | 0  | 0        | 0      | 0           |

Table 100. M\_WU1\_FLG register bit description

| Bit | Symbol           | Description   |
|-----|------------------|---|
|     |                  | Report CAN wake-up event                                  |
|     | OANI 14/11 I     | 0 No wake up by CAN                                       |
| 0   | CAN_WU_I         | 1 Wake up by CAN occurred                                 |
|     |                  | POR, Go to LP modes (clear_all_wu_flg)                    |
|     |                  | Report LDT wake-up event                                  |
|     | LDT WILL         | 0 No wake up by LDT                                       |
| 2   | LDT_WU_I         | 1 Wake up by LDT occurred                                 |
|     |                  | POR, Go to LP modes (clear_all_wu_flg)                    |
|     | GO2NORMAL_WU     | Report GO2NORMAL request from MCU wake-up event           |
|     |                  | 0 No wake up by MCU GO2NORMAL request                     |
| 4   |                  | 1 Wake up by MCU GO2NORMAL request occurred               |
|     |                  | POR, Go to LP modes (clear_all_wu_flg)                    |
|     |                  | Report a wake-up event generated by an interrupt time out |
| _   | INIT TO MILL     | 0 No wake-up generated by Interrupt time out              |
| 5   | INT_TO_WU        | 1 Wake up by Interrupt Time Out occurred                  |
|     |                  | POR, Go to LP modes (clear_all_wu_flg)                    |
|     |                  | Report V1 LPON undervoltage wake-up event                 |
|     | \/4 LI\/LD \\/LL | 0 No wake up by V1 LPON under voltage                     |
| 6   | V1_UVLP_WU       | 1 Wake up by V1 LPON under voltage occurred               |
|     |                  | POR, Go to LP modes (clear_all_wu_flg)                    |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 100. M\_WU1\_FLG register bit description...continued

| Bit | Symbol        | Description  |
|-----|---------------|--|
|     |               | Report watchdog max error failure wake-up event          |
| 7   | WD OFL WU     | 0 No wake up by max error failure                        |
| ,   | WD_OFL_WO     | 1 Wake up by watchdog max error failure occurred         |
|     |               | POR, Go to LP modes (clear_all_wu_flg)                   |
|     | EVT DOTD WILL | Report RSTB assertion wake-up event                      |
| 8   |               | 0 No wake up by to RSTB assertion                        |
| 0   | EXT_RSTB_WU   | 1 Wake up by to RSTB assertion occurred                  |
|     |               | POR, Go to LP modes (clear_all_wu_flg)                   |
|     |               | Report a fail-safe event                                 |
| 9   | FS_EVT        | 0 No fail-safe event                                     |
| 9   | 13_6          | 1 Fail-safe event occurred (FSM went to fail-safe state) |
|     |               | POR, or clear on write (write '1')                       |

# 22.23 M\_AMUX\_CTRL

Table 101. M\_AMUX\_CTRL register bit allocation

| Bit   | 15 | 14 | 13 | 12   | 11              | 10 | 9       | 8        |  |
|-------|----|----|----|------|-----------------|----|---------|----------|--|
| Write | 0  | 0  | 0  | 0    | AMUX_<br>PD_DIS | 0  | AMUX_EN | AMUX_DIV |  |
| Read  | 0  | 0  | 0  | 0    | 0               | 0  | AMUX_EN | AMUX_DIV |  |
| Reset | 0  | 0  | 0  | 0    | 0               | 0  | 0       | 0        |  |
| Bit   | 7  | 6  | 5  | 4    | 3               | 2  | 1       | 0        |  |
| Write | 0  | 0  | 0  | AMUX |                 |    |         |          |  |
| Read  | 0  | 0  | 0  | AMUX |                 |    |         |          |  |
| Reset | 0  | 0  | 0  | 0    | 0               | 0  | 0       | 0        |  |

Table 102. M\_AMUX\_CTRL register bit description

| Bit    | Symbol | Description  |  |
|--------|--------|--|--|
|        |        | Select AMUX input channel  |  |
|        |        | 00000 AGND is selected   |  |
|        | . 0    | 00001 V1p6 internal voltage (VDIG) is selected                     |  |
|        |        | 00010 V1 voltage is selected                                       |  |
|        |        | 00011 Reserved   |  |
|        |        | 00100 V3 voltage is selected                                       |  |
| 0 to 4 | AMUX   | 00101 VBOS internal voltage is selected                            |  |
|        | 7 (7   | 00110 VSUP voltage is selected (divider ratio configurable by SPI) |  |
|        |        | 00111  |  |
|        |        | 01000  |  |
|        |        | 01001  |  |
|        |        | 01010  |  |
|        |        | 01011  |  |

FS2400

All information provided in this document is subject to legal disclaimers.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 102. M\_AMUX\_CTRL register bit description...continued

| Bit | Symbol       | Description   |
|-----|--------------|---|
|     |              | 01100 V1 TWARN temperature sensor is selected temperature sensor (0.4 V-1.65 V) |
|     |              | 01101 V1 TSD temperature sensor is selected (0.4 V-1.65 V)                      |
|     |              | 01110 Reserved  |
|     |              | 01111 V3 temperature sensor is selected   |
|     |              | 10000 VDDIO not divided is selected   |
|     |              | 10001 CAN temperature sensor is selected (0.4 V-1.65 V)                         |
|     |              | 10010 VMON_EXT pin voltage is selected  |
|     |              | 10011 low-power main bandgap is selected (0.995 V-1.005 V)                      |
|     |              | 10100 VANA (main analog voltage supply) is selected (1.3 V-1.65 V)              |
|     |              | 10101 VCC5CAN pin voltage is selected (3.3 V-5.5 V)                             |
|     |              | POR   |
|     |              | Select AMUX divider ratio for high-voltage channels                             |
| 0   | AAMIN DIV    | 0 Low divider ratio is selected (div by 7.5)                                    |
| 8   | AMUX_DIV     | 1 High divider ratio is selected (div by 14)                                    |
|     |              | POR   |
|     |              | Enable AMUX block   |
| 9   | AMILY EN     | 0 AMUX is disabled (HIZ, int pulldown)  |
| 9   | AMUX_EN      | 1 AMUX is enabled in Normal mode only   |
|     |              | POR   |
|     |              | Disable AMUX pulldown   |
| 11  | AMILY DD DIE | 0 AMUX pin pulldown is enabled  |
| 11  | AMUX_PD_DIS  | 1 AMUX pin pulldown is disabled   |
|     |              | POR   |
|     |              |   |

# 22.24 M\_LDT\_CFG1

### Table 103. M\_LDT\_CFG1 register bit allocation

| Bit   | 15  | 14            | 13   | 12      | 11     | 10 | 9 | 8 |  |  |
|-------|-----|---------------|------|---------|--------|----|---|---|--|--|
| Write | 7   | LDT_AFTER_RUN |      |         |        |    |   |   |  |  |
| Read  | . 7 | LDT_AFTER_RUN |      |         |        |    |   |   |  |  |
| Reset | 0   | 0             | 0    | 0       | 0      | 0  | 0 | 0 |  |  |
| Bit   | 7   | 6             | 5    | 4       | 3      | 2  | 1 | 0 |  |  |
| Write |     |               | Qò C | LDT_AFT | ER_RUN |    |   |   |  |  |
| Read  | 0 / | LDT_AFTER_RUN |      |         |        |    |   |   |  |  |
| Reset | 0   | 0             | 0    | 0       | 0      | 0  | 0 | 0 |  |  |

#### Table 104. M\_LDT\_CFG1 register bit description

|  | Bit     | Symbol    | Description                                |
|--|---------|-----------|--|
|  | 0 to 15 | LDT_      | Configure and read the after-run LDT timer |
|  |         | AFTER_RUN | LDT timer value in Normal mode             |

FS2400

All information provided in this document is subject to legal disclaimers.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 104. M\_LDT\_CFG1 register bit description...continued

| Bit | Symbol | Description            |  |
|-----|--------|------------------------|--|
|     |        | POR, LDT count started |  |

# 22.25 M\_LDT\_CFG2

#### Table 105. M LDT CFG2 register bit allocation

| Bit   | 15 | 14        | 13 | 12    | 11    | 10 | 9 | 8 |  |  |  |
|-------|----|-----------|----|-------|-------|----|---|---|--|--|--|
| Write |    | LDT_WUP_L |    |       |       |    |   |   |  |  |  |
| Read  |    |           |    | LDT_V | /UP_L |    |   |   |  |  |  |
| Reset | 0  | 0         | 0  | 0     | 0     | 0  | 0 | 0 |  |  |  |
| Bit   | 7  | 6         | 5  | 4     | 3     | 2  | 1 | 0 |  |  |  |
| Write |    |           |    | LDT_V | /UP_L |    |   |   |  |  |  |
| Read  |    | LDT_WUP_L |    |       |       |    |   |   |  |  |  |
| Reset | 0  | 0         | 0  | 0     | 0     | 0  | 0 | 0 |  |  |  |

#### Table 106. M LDT CFG2 register bit description

| Bit     | Symbol    | Description  |
|---------|-----------|--|
|         | LDT_WUP_L | Configure and read the 16 less significant bits of wake-up LDT timer |
| 0 to 15 |           | LDT timer value in LP mode (LSB)                                     |
|         |           | POR, LDT count started   |

# 22.26 M\_LDT\_CFG3

#### Table 107. M\_LDT\_CFG3 register bit allocation

| Bit   | 15        | 14  | 13  | 12    | 11    | 10 | 9 | 8 |  |
|-------|-----------|-----|-----|-------|-------|----|---|---|--|
| Write | 0         | 0   | 0   | 0     | 0     | 0  | 0 | 0 |  |
| Read  | 0         | 0   | 0   | 0     | 0     | 0  | 0 | 0 |  |
| Reset | 0         | 0   | 0   | 0     | 0     | 0  | 0 | 0 |  |
| Bit   | 7         | 6   | 5   | 4     | 3     | 2  | 1 | 0 |  |
| Write | 7         | 7 > | . 5 | LDT_V | VUP_H |    |   |   |  |
| Read  | LDT_WUP_H |     |     |       |       |    |   |   |  |
| Reset | 0         | 0   | 0   | 0     | 0     | 0  | 0 | 0 |  |

## Table 108. M\_LDT\_CFG3 register bit description

| Bit    | Symbol    | Description   |
|--------|-----------|---|
|        |           | Configure and read the 8 more significant bits of LDT wake-up timer |
| 0 to 7 | LDT_WUP_H | LDT timer value in LP mode (MSB)                                    |
|        |           | POR, LDT count started  |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 22.27 M\_LDT\_CTRL

Table 109. M\_LDT\_CTRL register bit allocation

| Bit   | 15     | 14 | 13       | 12 | 11      | 10       | 9      | 8       |
|-------|--------|----|----------|----|---------|----------|--------|---------|
| Write | 0      | 0  | 0        | 0  | 0       | 0        | 0      | 0       |
| Read  | 0      | 0  | 0        | 0  | 0       | 0        | 0      | 0       |
| Reset | 0      | 0  | 0        | 0  | 0       | 0        | 0      | 0       |
| Bit   | 7      | 6  | 5        | 4  | 3       | 2        | 1      | 0       |
| Write | LDT2LP |    | LDT_FNCT |    | LDT_SEL | LDT_MODE | LDT_EN | -       |
| Read  | LDT2LP |    | LDT_FNCT |    | LDT_SEL | LDT_MODE | LDT_EN | LDT_RUN |
| Reset | 0      | 0  | 0        | 0  | 0       | 0        | 0      | 0       |

Table 110. M\_LDT\_CTRL register bit description

| Bit    | Symbol        | Description   |
|--------|---------------|---|
|        | LDT_RUN       | LDT status  |
| 0      |               | 0 LDT is idle   |
| U      |               | 1 LDT is busy   |
|        |               | POR, LDT stopped  |
|        |               | Start LDT timer operation   |
| 1      | LDT EN        | 0 LDT is disabled   |
| ı      | LDT_EN        | 1 LDT starts counting   |
|        |               | POR   |
|        |               | Set LDT operation mode  |
| 2      | LDT MODE      | 0 LDT is set to long count (1 s)                                  |
| 2      | LDT_MODE      | 1 LDT is set to short count (128 us)                              |
|        |               | POR   |
|        |               | Configure and read LDT timer selection                            |
| 3      | LDT SEL       | 0 Target value of wake-up LDT timer can be read or write          |
| 3      | LDT_SEL       | 1 Real-time value of 24-bits timer is reported (once LDT stopped) |
|        |               | POR   |
|        | LDT_FNCT[2:0] | Select LDT function   |
|        |               | 000 Function1 is selected   |
|        |               | 001 Function2 is selected   |
|        |               | 010 Function3 is selected   |
| 4 to 6 |               | 011 Function4 is selected   |
| 4 10 0 |               | 100 Function5 is selected   |
|        |               | 101 Not used  |
|        |               | 110 Not used  |
|        |               | 111 Not used  |
|        |               | POR   |
| 7      | LDTOLD        | Select LP mode transition from LDT F2 and F3                      |
| 7      | LDT2LP        | 0 Go to LPOFF   |

FS2400

All information provided in this document is subject to legal disclaimers.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 110. M\_LDT\_CTRL register bit description...continued

| Bit | Symbol | Description  |     |
|-----|--------|--------------|-----|
|     |        | 1 Go to LPON |     |
|     |        | POR          | J.O |

# 22.28 M\_CAN

Table 111. M\_CAN register bit allocation

| Bit   | 15                        | 14 | 13         | 12  | 11               | 10                 | 9            | 8         |
|-------|---------------------------|----|------------|-----|------------------|--------------------|--------------|-----------|
| Write | 0                         | 0  | 0          | 0   | 0                | CAN_WU_<br>TMR_BYP | CAN_MODE     |           |
| Read  | 0                         | 0  | 0          | 0   | 0                | CAN_WU_<br>TMR_BYP | CAN_MODE     |           |
| Reset | 0                         | 0  | 0          | 0   | 0                | 0                  | 0            | 0         |
| Bit   | 7                         | 6  | 5          | 4   | 3                | 2                  | 1            | 0         |
| Write | 0                         | 0  | CAN_FS_DIS | 0 / | 0                | 0                  | CAN_TXD_TO_I | CAN_TSD_I |
| Read  | CAN_<br>ACTIVE_<br>MODE_S | 0  | CAN_FS_DIS | 0   | CAN_<br>TXD_TO_S | CAN_<br>TSD_S      | CAN_TXD_TO_I | CAN_TSD_I |
| Reset | 0                         | 0  | 0          | 0   | 0                | 0                  | 0            | 0         |

Table 112. M\_CAN register bit description

| Bit | Symbol       | Description  |
|-----|--------------|--|
|     |              | Report CAN over-temperature event                        |
| 0   | CAN TED I    | 0 No event detected                                      |
| 0   | CAN_TSD_I    | 1 CAN thermal shutdown occurred                          |
|     |              | POR, or clear on write (write '1')                       |
|     |              | Report CAN TXD dominant timeout event                    |
| 1   | CAN TYP TO I | 0 No event detected                                      |
| ļ   | CAN_TXD_TO_I | 1 Dominant timeout occurred                              |
|     |              | POR, or clear on write (write '1')                       |
|     | 01           | Real-time status of CAN thermal shutdown                 |
| 0   | CAN TOD C    | 0 Tj < thermal shutdown limit                            |
| 2   | CAN_TSD_S    | 1 Tj > thermal shutdown limit                            |
|     |              | Real-time information                                    |
|     |              | Real-time status of CAN transceiver TXD dominant timeout |
| 3   | CAN TXD TO S | 0 Normal operation                                       |
| 3   | CAN_IXD_IO_3 | 1 TXD dominant timeout condition is present              |
|     | 7            | Real-time information                                    |
|     |              | Disable the CAN when RSTB or LIMP0 is activated          |
| 5   | CAN ES DIS   | 0 CAN transceiver is offline                             |
| 5   | CAN_FS_DIS   | 1 CAN transceiver keeps the current state                |
|     |              | POR  |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 112. M\_CAN register bit description...continued

| Bit    | Symbol             | Description   |
|--------|--------------------|---|
|        | CAN_ACTIVE_        | Real-time status of CAN mode                                    |
| 7      |                    | 0 CAN is neither in listen-only mode nor in Normal mode         |
| 1      | MODE_S             | 1 CAN is either in listen-only mode or in Normal mode           |
|        |                    | Real-time information   |
|        | CAN_MODE           | Select the CAN mode control                                     |
|        |                    | 00 Transceiver offline (TX and RX disabled)                     |
|        |                    | 01 Transceiver receive-only mode (TX disabled and RX enabled)   |
| 8 to 9 |                    | 10 Transceiver active mode (TX and RX enabled) reacting on V3UV |
|        |                    | 11 Transceiver active mode (TX and RX enabled) reacting on V3UV |
|        |                    | POR   |
|        | CAN_WU_<br>TMR_BYP | Bypass CANRXD assert low after CAN WU                           |
| 40     |                    | 0 Trxd_wu_timeout not bypassed                                  |
| 10     |                    | 1 Trxd_wu_timeout bypassed                                      |
|        |                    | POR   |

# 22.29 M\_CAN\_MSK

Table 113. M CAN register bit allocation

| Bit   | 15 | 14 | 13 | 12              | 11 | 10 | 9                | 8         |
|-------|----|----|----|-----------------|----|----|------------------|-----------|
| Write | 0  | 0  | 0  | 0               | 0  | 0  | 0                | 0         |
| Read  | 0  | 0  | 0  | 0               | 0  | 0  | 0                | 0         |
| Reset | 0  | 0  | 0  | 0               | 0  | 0  | 0                | 0         |
| Bit   | 7  | 6  | 5  | 4               | 3  | 2  | 1                | 0         |
| Write | 0  | 0  | 0  | (7)             | 0  |    | CAN_TXD_<br>TO_M | CAN_TSD_M |
| Read  | 0  | 0  | 0  | CAN_FSM_STATE_S |    |    | CAN_TXD_<br>TO_M | CAN_TSD_M |
| Reset | 0  | 0  | 0  | 0               | 0  | 0  | 0                | 0         |

Table 114. M\_CAN\_MSK register bit description

| Bit    | Symbol       | Description                                |  |
|--------|--------------|--|--|
|        | CAN_TSD_M    | Inhibit CAN temperature shutdown interrupt |  |
| 0      |              | 0 Interrupt is not inhibited               |  |
| U      |              | 1 Interrupt is inhibited                   |  |
|        |              | POR, or clear on write (write '1')         |  |
|        | CAN_TXD_TO_M | Inhibit CAN TXD Dominant timeout interrupt |  |
| 4      |              | 0 Interrupt is not inhibited               |  |
| ı      |              | 1 Interrupt is inhibited                   |  |
|        |              | POR, or clear on write (write '1')         |  |
| 0.4- 4 | CAN_TSD_S    | Report the CAN state machine state         |  |
| 2 to 4 |              | 000 OFF                                    |  |

FS2400

All information provided in this document is subject to legal disclaimers.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 114. M\_CAN\_MSK register bit description...continued

| Bit | Symbol | Description           |          |
|-----|--------|-----------------------|----------|
|     |        | 001 OFFLINE           |          |
|     |        | 001 Invalid state     | 70       |
|     |        | 001 OFFLINEVCCNOK     |          |
|     |        | 001 GOACTIVE          | 7  -     |
|     |        | 001 LISTEN            | 0. 70    |
|     |        | 001 Invalid state     |          |
|     |        | 001 NORMAL            |          |
|     |        | Real-time information | <u> </u> |

## 22.30 M\_MEMORY0

#### Table 115. M\_MEMORY0 register bit allocation

| Bit   | 15 | 14            | 13 | 12  | 11   | 10       | 9 | 8 |  |  |  |
|-------|----|---------------|----|-----|------|----------|---|---|--|--|--|
| Write |    | MEMORY0       |    |     |      |          |   |   |  |  |  |
| Read  |    | MEMORY0       |    |     |      |          |   |   |  |  |  |
| Reset | 0  | 0 0 0 0 0 0 0 |    |     |      |          |   |   |  |  |  |
| Bit   | 7  | 6             | 5  | 4   | 3    | 2        | 1 | 0 |  |  |  |
| Write |    |               |    | MEM | ORY0 | <b>-</b> |   |   |  |  |  |
| Read  |    | MEMORY0       |    |     |      |          |   |   |  |  |  |
| Reset | 0  | 0 0 0 0 0 0 0 |    |     |      |          |   |   |  |  |  |

#### Table 116. M\_MEMORY0 register bit description

| Bit     | Symbol  | Description                       |
|---------|---------|-----------------------------------|
|         | Þ       | Provide 16 memory bits            |
| 0 to 15 | MEMORY0 | Read or write MEMORY0 memory bits |
|         | , ,     | Reset on power-on reset (POR)     |

# 22.31 M\_MEMORY1

### Table 117. M\_MEMORY1 register bit allocation

| Bit   | 15      | 14      | 13   | 12  | 11   | 10 | 9 | 8 |
|-------|---------|---------|------|-----|------|----|---|---|
| Write | MEMORY1 |         |      |     |      |    |   |   |
| Read  |         |         | Qn C | MEM | ORY1 |    |   |   |
| Reset | 0       | 0       | 0    | 0   | 0    | 0  | 0 | 0 |
| Bit   | 7       | 6       | 5    | 4   | 3    | 2  | 1 | 0 |
| Write | 4       |         |      | MEM | ORY1 |    |   |   |
| Read  |         | MEMORY1 |      |     |      |    |   |   |
| Reset | 0       | 0       | 0    | 0   | 0    | 0  | 0 | 0 |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 118. M\_MEMORY1 register bit description

| Bit     | Symbol  | Description                       |
|---------|---------|-----------------------------------|
|         |         | Provide 16 memory bits            |
| 0 to 15 | MEMORY1 | Read or write MEMORY1 memory bits |
|         |         | Reset on power-on reset (POR)     |

# 22.32 M\_HW\_ID

### Table 119. M\_HW\_ID register bit allocation

| Bit   | 15             | 14               | 13               | 12               | 11                | 10                | 9                | 8                |
|-------|----------------|------------------|------------------|------------------|-------------------|-------------------|------------------|------------------|
| Write | 0              | LIMP0_<br>TH_SEL | HIDW2_<br>TH_SEL | HIDW3_<br>TH_SEL | HIDW2_<br>10MA_EN | HIDW3_<br>10MA_EN | HIDW2_<br>ENABLE | HIDW3_<br>ENABLE |
| Read  | 0              | LIMP0_<br>TH_SEL | HIDW2_<br>TH_SEL | HIDW3_<br>TH_SEL | HIDW2_<br>10MA_EN | HIDW3_<br>10MA_EN | HIDW2_<br>ENABLE | HIDW3_<br>ENABLE |
| Reset | 0              | 0                | 0                | 0                | 0                 | 0                 | 0                | 0                |
| Bit   | 7              | 6                | 5                | 4 🙏              | 3                 | 2                 | 1                | 0                |
| Write | HIDW2<br>PU_EN | HIDW2<br>PU_DIS  | HIDW2<br>PD_EN   | HIDW2<br>PD_DIS  | HIDW3<br>PU_EN    | HIDW3<br>PU_DIS   | HIDW3<br>PD_EN   | HIDW3<br>PD_DIS  |
| Read  | 0              | 0                | 0                | 0                | 0                 | 0                 | 0                | 0                |
| Reset | 0              | 0                | 0                | 0                | - 0               | 0                 | 0                | 0                |

### Table 120. M\_HW\_ID register bit description

| Bit | Symbol       | Description   |
|-----|--------------|---|
|     |              | Request to disable HWID pulldown for WAKE 3         |
| 0   | LIIDWADD DIG | 0 No effect (pulldown remains in its current state) |
| 0   | HIDW3PD_DIS  | 1 Request to disable pulldown                       |
|     |              | POR   |
|     |              | Request to enable HWID Pulldown for WAKE 3          |
| 4   | LUDWADD EN   | 0 No effect (Pulldown remain in its current state)  |
| 1   | HIDW3PD_EN   | 1 Request to enable pulldown                        |
|     |              | POR   |
|     | 20           | Request to disable HWID Pullup for WAKE 3           |
| 0   |              | 0 No effect (pullup remain in its current state)    |
| 2   | HIDW3PU_DIS  | 1 Request to disable pullup                         |
|     |              | POR   |
|     |              | Request to enable HWID Pullup for WAKE 3            |
| 3   | HIDW3PU EN   | 0 No effect (pullup remain in its current state)    |
| 3   | HIDW3PO_EN   | 1 Request to enable pullup                          |
|     | 7 ()         | POR   |
|     |              | Request to disable HWID Pulldown for WAKE 2         |
| 4   | LIIDWADD DIG | 0 No effect (pulldown remain in its current state)  |
| 4   | HIDW2PD_DIS  | 1 Request to disable pulldown                       |
|     |              | POR   |

Table 120. M\_HW\_ID register bit description...continued

| Bit | Symbol           | Description Description                                  |
|-----|------------------|--|
|     |                  | Request to enable HWID Pulldown for WAKE 3               |
|     |                  | 0 No effect (pulldown remain in its current state)       |
| 5   | HIDW2PD_EN       | 1 Request to enable pulldown                             |
|     |                  | POR  |
|     |                  | Request to disable HWID Pullup for WAKE 2                |
|     |                  | 0 No effect (pullup remain in its current state)         |
| 6   | HIDW2PU_DIS      | 1 Request to disable pullup                              |
|     |                  | POR  |
|     |                  | Request to enable HWID Pullup for WAKE 2                 |
| _   | LUDWODLL EN      | 0 No effect (pullup remain in its current state)         |
| 7   | HIDW2PU_EN       | 1 Request to enable pullup                               |
|     |                  | POR  |
|     |                  | Request to use WAKE3 pin as HID                          |
| 0   | LUDVA/O ENLADI E | 0 WAKE3 not used as HID                                  |
| 8   | HIDW3_ENABLE     | 1 WAKE3 used as HID (set by user when configuring PU/PD) |
|     |                  | POR  |
|     | HIDW2_ENABLE     | Request to use WAKE2 pin as HID                          |
| 9   |                  | 0 WAKE2 not used as HID                                  |
| 9   |                  | 1 WAKE2 used as HID (set by user when configuring PU/PD) |
|     |                  | POR  |
|     |                  | HID1 (WAKE3 pin) current source selection                |
| 10  | LUDIA/2 10MA EN  | 0 Lower-current setting for PU/PD                        |
| 10  | HIDW3_10MA_EN    | 1 Higher-current setting for PU/PD (10 mA)               |
|     | h                | POR  |
|     |                  | HID0 (WAKE2 pin) current source selection                |
| 11  | HIDW2 10MA EN    | 0 Lower-current setting for PU/PD                        |
| 11  | HIDWZ_TOWA_EN    | 1 Higher-current setting for PU/PD (10 mA)               |
|     |                  | POR  |
|     |                  | HID1 (WAKE3 pin) input threshold selection               |
| 12  | HIDW3_TH_SEL     | 0 Lower threshold  |
| 12  | TIIDW3_III_SEE   | 1 Higher threshold                                       |
|     | A' (             | POR  |
|     | .0 ~             | HID0 (WAKE2 pin) input threshold selection               |
| 13  | HIDW2_TH_SEL     | 0 Lower threshold  |
| 10  | 1112442_111_000  | 1 Higher threshold                                       |
|     |                  | POR  |
|     |                  | LIMP0 input threshold selection                          |
| 14  | LIMP0_TH_SEL     | 0 Lower threshold  |
|     | 2 0_111_022      | 1 Higher threshold                                       |
|     |                  | POR  |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 23 Fail-safe register mapping

### 23.1 FS\_I\_OVUV\_CFG1

Table 121. FS I OVUV CFG1 register bit allocation

| Table 121. 1 0_1_0 vov_or or register bit anobation |                               |    |    |                              |    |                               |                              |   |  |
|---|-------------------------------|----|----|------------------------------|----|-------------------------------|------------------------------|---|--|
| Bit   | 15                            | 14 | 13 | 12                           | 11 | 10                            | 9                            | 8 |  |
| Write   | 0                             | 0  | 0  | V1MON_<br>OV_RSTB_<br>IMPACT | 0  | V1MON_<br>OV_LIMP0_<br>IMPACT | V1MON_<br>UV_RSTB_<br>IMPACT | 0 |  |
| Read  | 0                             | 0  | 0  | V1MON_<br>OV_RSTB_<br>IMPACT | 0  | V1MON_<br>OV_LIMP0_<br>IMPACT | V1MON_<br>UV_RSTB_<br>IMPACT | 0 |  |
| Reset   | 0                             | 0  | 0  | 0                            | 0  | 0.1                           | 0                            | 0 |  |
| Bit   | 7                             | 6  | 5  | 4                            | 3  | 2                             | O 1                          | 0 |  |
| Write   | V1MON_<br>UV_LIMP0_<br>IMPACT | 0  | 0  | 0                            | 0  | 0                             | 0                            | 0 |  |
| Read  | V1MON_<br>UV_LIMP0_<br>IMPACT | 0  | 0  | 0                            | 0  | 0                             | 0                            | 0 |  |
| Reset   | 1                             | 0  | 0  | 0                            | 0  | 0                             | 0                            | 0 |  |

#### Table 122. FS\_I\_OVUV\_CFG1 register bit description

| Bit | Symbol                   | Description                        |
|-----|--------------------------|------------------------------------|
|     |                          | Configure V1MON UV impact on LIMP0 |
| 7   | VAMONI LIVI LIMBO IMPACT | 0 No effect                        |
| /   | V1MON_UV_LIMP0_IMPACT    | 1 LIMP0 assertion                  |
|     |                          | POR                                |
|     |                          | Configure V1MON UV impact on RSTB  |
| 9   | V1MON_UV_RSTB_IMPACT     | 0 No effect                        |
| 9   |                          | 1 RSTB assertion                   |
|     |                          | OTP fuse load                      |
|     | 0 >                      | Configure V1MON OV impact on LIMP0 |
| 40  | VANONI OV LIMBO IMPACT   | 0 No effect                        |
| 10  | V1MON_OV_LIMP0_IMPACT    | 1 LIMP0 assertion                  |
|     | N Q                      | POR                                |
|     |                          | Configure V1MON OV impact on RSTB  |
| 12  | VANONI OV DOTO IMPACT    | 0 No effect                        |
| 12  | V1MON_OV_RSTB_IMPACT     | 1 RSTB assertion                   |
|     | 7 7 3                    | OTP fuse load                      |

# 23.2 FS\_I\_OVUV\_CFG2

Table 123. FS\_I\_OVUV\_CFG2 register bit allocation

|     |    | •  |    |    |    |    |   |   |
|-----|----|----|----|----|----|----|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |

FS2400

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 123. FS\_I\_OVUV\_CFG2 register bit allocation...continued

| Write | 0                             | 0 | 0                            | V3MON_<br>OV_RSTB_<br>IMPACT | 0                             | V3MON_<br>OV_LIMP0_<br>IMPACT | V3MON_<br>UV_RSTB_<br>IMPACT | 0                             |
|-------|-------------------------------|---|------------------------------|------------------------------|-------------------------------|-------------------------------|------------------------------|-------------------------------|
| Read  | 0                             | 0 | 0                            | V3MON_<br>OV_RSTB_<br>IMPACT | 0                             | V3MON_<br>OV_LIMP0_<br>IMPACT | V3MON_<br>UV_RSTB_<br>IMPACT | 0                             |
| Reset | 0                             | 0 | 0                            | 0                            | 0                             | 1                             | 0                            | 0                             |
| Bit   | 7                             | 6 | 5                            | 4                            | 3                             | 2                             | 1                            | 0                             |
| Write | V3MON_<br>UV_LIMP0_<br>IMPACT | 0 | V0MON_<br>OV_RSTB_<br>IMPACT | 0                            | V0MON_<br>OV_LIMP0_<br>IMPACT | V0MON_<br>UV_RSTB_<br>IMPACT  | 0                            | V0MON_<br>UV_LIMP0_<br>IMPACT |
| Read  | V3MON_<br>UV_LIMP0_<br>IMPACT | 0 | V0MON_<br>OV_RSTB_<br>IMPACT | 0                            | V0MON_<br>OV_LIMP0_<br>IMPACT | V0MON_<br>UV_RSTB_<br>IMPACT  | 0                            | V0MON_<br>UV_LIMP0_<br>IMPACT |
| Reset | 0                             | 0 | 0                            | 0                            | 1                             | 0                             | 0                            | 0                             |

Table 124. FS\_I\_OVUV\_CFG2 register bit description

| Bit | Symbol                   | Description                           |
|-----|--------------------------|---------------------------------------|
|     |                          | Configure VMON_EXT UV impact on LIMP0 |
| 0   |                          | 0 No effect                           |
| 0   | V0MON_UV_LIMP0_IMPACT    | 1 LIMP0 assertion                     |
|     |                          | POR                                   |
|     |                          | Configure VMON_EXT UV impact on RSTB  |
| 2   | VOMONI LIV DOTD IMPACT   | 0 No effect                           |
| 2   | V0MON_UV_RSTB_IMPACT     | 1 RSTB assertion                      |
|     |                          | OTP fuse load                         |
|     | 20'                      | Configure VMON_EXT OV impact on LIMP0 |
| 2   | VOMONI OV LIMBO IMPACT   | 0 No effect                           |
| 3   | V0MON_OV_LIMP0_IMPACT    | 1 LIMP0 assertion                     |
|     |                          | POR                                   |
|     |                          | Configure VMON_EXT OV impact on RSTB  |
| E   | VOMON OV DETR IMPACT     | 0 No effect                           |
| 5   | V0MON_OV_RSTB_IMPACT     | 1 RSTB assertion                      |
|     | .00                      | OTP fuse load                         |
|     |                          | Configure V3MON UV impact on LIMP0    |
| 7   | VOMONI LIVI LIMBO IMPACT | 0 No effect                           |
| 7   | V3MON_UV_LIMP0_IMPACT    | 1 LIMP0 assertion                     |
|     |                          | POR                                   |
|     |                          | Configure V3MON UV impact on RSTB     |
| 0   | VOMONI LIV DOTD IMPACT   | 0 No effect                           |
| 9   | V3MON_UV_RSTB_IMPACT     | 1 RSTB assertion                      |
|     |                          | OTP fuse load                         |
| 10  | V3MON_OV_LIMP0_IMPACT    | Configure V3MON OV impact on LIMP0    |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 124. FS\_I\_OVUV\_CFG2 register bit description...continued

| Bit | Symbol               | Description                       |
|-----|----------------------|-----------------------------------|
|     |                      | 0 No effect                       |
|     |                      | 1 LIMP0 assertion                 |
|     |                      | POR                               |
|     |                      | Configure V3MON OV impact on RSTB |
| 12  | V3MON OV RSTB IMPACT | 0 No effect                       |
| 12  | V3WON_OV_R3TB_IWFACT | 1 RSTB assertion                  |
|     |                      | OTP fuse load                     |

## 23.3 FS\_I\_ERRMON\_LIMP0\_CFG

#### Table 125. FS\_I\_ERRMON\_LIMP0\_CFG register bit allocation

| Bit   | 15            | 14 | 13 | 12       | 11                      | 10      | 9        | 8                      |
|-------|---------------|----|----|----------|-------------------------|---------|----------|------------------------|
| Write | LIMP0_<br>GPO | 0  | 0  | 0        | 0                       | 0       | 0        | 0                      |
| Read  | LIMP0_<br>GPO | 0  | 0  | 0        | 0                       | 0       | 0        | 0                      |
| Reset | 0             | 0  | 0  | 0        | 0                       | 0       | 0        | 0                      |
| Bit   | 7             | 6  | 5  | 4        | 3                       | 2       | 1        | 0                      |
| Write | 0             | 0  | 0  | ERRMON_M | ERRMON_<br>FLT_POLARITY | ERRMON_ | ACK_TIME | ERRMON_FS_<br>REACTION |
| Read  | 0             | 0  | 0  | ERRMON_M | ERRMON_<br>FLT_POLARITY | ERRMON_ | ACK_TIME | ERRMON_FS_<br>REACTION |
| Reset | 0             | 0  | 0  | 0        | 0                       | 0       | 0        | 1                      |

#### Table 126. FS\_I\_ERRMON\_LIMP0\_CFG register bit description

| Bit    | Symbol              | Description   |
|--------|---------------------|---|
|        | 87.                 | Configure reaction on RSTb or fail-safe output when a fault is detected on ERRMON |
| 0      | ERRMON_FS_REACTION  | 0 LIMP0 only is asserted low in case of fault detection on ERRMON                 |
|        |                     | 1 RSTb and LIMP0 only is asserted low in case of fault detected on ERRMON         |
|        |                     | POR   |
|        |                     | Configure acknowledge timing following a fault detection on ERRMON                |
|        | ERRMON_ACK_TIME     | 00 0 ms   |
| 4 45 0 |                     | 01 2 ms   |
| 1 to 2 |                     | 10 4 ms   |
|        | 40 8                | 11 8 ms   |
| /      |                     | POR   |
|        | TO G                | Configure ERRMON fault polarity   |
|        | EDDMON FLT DOLADITY | 0 Low-level is a fault after a negative-edge transition                           |
| 3      | ERRMON_FLT_POLARITY | 1 High-level is a fault after a positive-edge transition                          |
|        |                     | POR   |
| 4      | ERRMON_M            | Interruption mask on ERRMON   |

FS2400

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 126. FS\_I\_ERRMON\_LIMPO\_CFG register bit description...continued

| Bit | Symbol    | Description                  |
|-----|-----------|------------------------------|
|     |           | 0 Interruption not masked    |
|     |           | 1 Interruption masked        |
|     |           | POR                          |
|     |           | Configure LIMP0 pin behavior |
| 15  | LIMPO CDO | 0 LIMP0 is a safety pin      |
| 15  | LIMP0_GPO | 1 LIMP0 is a GPO             |
|     |           | POR                          |

## 23.4 FS\_I\_FSSM\_CFG

#### Table 127. FS\_I\_FSSM\_CFG register bit allocation

|       | asio 1211 I G_1_1 Com_CT C Togrator Six uncounter |                             |            |                              |    |         |      |                       |
|-------|---|-----------------------------|------------|------------------------------|----|---------|------|-----------------------|
| Bit   | 15  | 14                          | 13         | 12                           | 11 | 10      | 9    | 8                     |
| Write | RSTB_<br>REQ_EN                                   | EXT_<br>RSTB_DIS            | RSTB8S_DIS | RSTB_DUR                     | 0  | 0       | 0    | FLT_<br>ERR_<br>LIMIT |
| Read  | RSTB_<br>REQ_EN                                   | EXT_<br>RSTB_DIS            | RSTB8S_DIS | RSTB_DUR                     | 0  | 0       | 0    | FLT_<br>ERR_<br>LIMIT |
| Reset | 0   | 0                           | 0          | OTP                          | 0  | 0       | 0    | 0                     |
| Bit   | 7   | 6                           | 5          | 4                            | 3  | 2       | 1    | 0                     |
| Write | FLT_ERR_<br>LIMIT                                 | FLT_MID_<br>RSTB_<br>IMPACT | 0          | FLT_MID_<br>LIMP0_<br>IMPACT |    | FLT_ERR | _CNT |                       |
| Read  | FLT_ERR_<br>LIMIT                                 | FLT_MID_<br>RSTB_<br>IMPACT | 0          | FLT_MID_<br>LIMP0_<br>IMPACT | 10 | FLT_ERR | _CNT |                       |
| Reset | 1   | 1                           | 0          | <u></u>                      | 0  | 0       | 0    | 1                     |

Table 128. FS I FSSM CFG register bit description

| Bit    | Symbol      | Description                                  |
|--------|-------------|--|
|        |             | Reflect the value of the fault-error counter |
|        |             | 0000 0                                       |
|        |             | 0001 1                                       |
|        |             | 0010 2                                       |
|        |             | 0011 3                                       |
|        |             | 0100 4                                       |
| 0 to 3 | FLT_ERR_CNT | 0101 5                                       |
|        |             | 0110 6                                       |
|        |             | 0111 7                                       |
|        |             | 1000 8                                       |
|        |             | 1001 9                                       |
|        |             | 1010 10                                      |
|        |             | 1011 11                                      |

FS2400

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 128. FS\_I\_FSSM\_CFG register bit description...continued

| Bit    | Symbol              | Description   |
|--------|---------------------|---|
|        |                     | 1100 12   |
|        |                     | 1101 12   |
|        |                     | 1110 12   |
|        |                     | 1111 12   |
|        |                     | POR   |
|        |                     | Configure LIMP0 reaction when external reset is detected fault-error counter ≥ intermediate value |
| 4      | FLT_MID_            | 0 No action   |
|        | LIMP0_IMPACT        | 1 LIMP0 assertion   |
|        |                     | POR   |
|        |                     | Configure RSTB reaction when external reset is detected fault-error counter ≥ intermediate value  |
| 6      | FLT_MID_RSTB_IMPACT | 0 No action   |
|        |                     | 1 RSTB assertion  |
|        |                     | POR   |
|        |                     | Configure the fault-error counter max value   |
|        |                     | 00 Max Value = 2  |
| 70     | FLT_ERR_LIMIT       | 01 Max Value = 6  |
| 7 to 8 |                     | 10 Max Value = 8  |
|        |                     | 11 Max Value = 12   |
|        |                     | POR   |
|        |                     | Configure RSTB pulse duration   |
| 40     | DOTE DUE            | 0 10 ms   |
| 12     | RSTB_DUR            | 1 1 ms  |
|        | 7                   | OTP fuse load   |
|        |                     | Disable the RSTB low 8 s timer  |
| 40     | DOTDOO DIO          | 0 RSTB low 8 s timer is enabled   |
| 13     | RSTB8S_DIS          | 1 RSTB low 8 s time is disabled   |
|        |                     | OTP Fuse load   |
|        | 7)                  | Disable the external RSTB monitoring IN Normal mode (except RSTB8s time out)                      |
| 4.4    | EVE DOED DIO        | 0 External RSTB monitoring is enabled   |
| 14     | EXT_RSTB_DIS        | 1 External RSTB monitoring is disabled  |
|        | A' (                | POR   |
|        | .0                  | Enable the RSTB request by the MCU  |
| 4.5    | BOTO                | 0 RSTB_REQ disabled   |
| 15     | RSTB_REQ_EN         | 1 RSTB_REQ enabled  |
|        |                     | POR   |

# 23.5 FS\_I\_WD\_CFG

#### Table 129. FS\_I\_WD\_CFG register bit allocation

|     |    | 3  |    |    |    |    |   |   |
|-----|----|----|----|----|----|----|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |

FS2400 All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 129. FS\_I\_WD\_CFG register bit allocation...continued

| Write | 0            | WD_RSTB_<br>IMPACT | 0          | WD_LIMP0_<br>IMPACT | WD_DIS_<br>LPON | WD_RFI | R_LIMIT | WD_ERR_<br>LIMIT |
|-------|--------------|--------------------|------------|---------------------|-----------------|--------|---------|------------------|
| Read  | 0            | WD_RSTB_<br>IMPACT | 0          | WD_LIMP0_<br>IMPACT | WD_DIS_<br>LPON | WD_RFI | R_LIMIT | WD_ERR_<br>LIMIT |
| Reset | 0            | 1                  | 0          | 1                   | 0               | 0      | 0       | 0                |
| Bit   | 7            | 6                  | 5          | 4                   | 3               | 2      | 1       | 0                |
| Write | WD_ERR_LIMIT |                    | 0          |                     |                 | C      |         |                  |
| Read  | WD_ERR_LIMIT | ,                  | WD_RFR_CNT |                     |                 | WD_ER  | R_CNT   |                  |
| Reset | 1            | 0                  | 0          | 0                   | 0               | 0      | 0       | 0                |

Table 130. FS\_I\_WD\_CFG register bit description

| Bit    | Symbol       | Description                                       |
|--------|--------------|---|
|        |              | Reflect the value of the watchdog error counter   |
|        |              | 0000 0  |
|        |              | 0001 1  |
|        |              | 0010 2  |
|        |              | 0011 3  |
|        |              | 0100 4  |
|        |              | 0101 5  |
|        |              | 0110 6  |
| 0 to 3 | WD EDD ONT   | 0111 7  |
| 0 to 3 | WD_ERR_CNT   | 1000 8  |
|        |              | 1001 8  |
|        |              | 1010 9  |
|        |              | 1011 10   |
|        |              | 1100 11   |
|        |              | 1101 12   |
|        |              | 1110 12   |
|        |              | 1111 12   |
|        |              | POR   |
|        | 70 7         | Reflect the value of the watchdog refresh counter |
|        |              | 000 0   |
|        |              | 001 1   |
|        |              | 010 2   |
| 4 to 6 | WD_RFR_CNT   | 011 3   |
| 4 10 6 | WD_RFR_CN1   | 100 4   |
|        |              | 101 5   |
|        |              | 110 6   |
|        |              | 111 7   |
|        |              | POR   |
| 7 to 8 | WD_ERR_LIMIT | Configure the watchdog error counter limit        |

FS2400

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 130. FS\_I\_WD\_CFG register bit description...continued

| Bit     | Symbol          | Description  |
|---------|-----------------|--|
|         |                 | 00 8   |
|         |                 | 01 6   |
|         |                 | 10 4   |
|         |                 | 11 2   |
|         |                 | POR  |
|         |                 | Configure the watchdog refresh counter limit                   |
|         |                 | 00 6   |
|         | VA/D DED LIMIT  | 01 4   |
| 9 to 10 | WD_RFR_LIMIT    | 10 2   |
|         |                 | 11 1   |
|         |                 | POR  |
|         |                 | Automatically disable the watchdog in LPON mode (when GO2LPON) |
| 11      | WD DIG LOON     | 0 WD stays enabled in LPON                                     |
| ''      | WD_DIS_LPON     | 1 WD is disabled in LPON                                       |
|         |                 | POR  |
|         |                 | Configure watchdog error impact on LIMP0                       |
| 12      | WD LIMDO IMPACT | 0 No effect  |
| 12      | WD_LIMP0_IMPACT | 1 LIMP0 assertion  |
|         |                 | POR  |
|         |                 | Configure watchdog error impact on RSTB                        |
| 14      | WD BSTB IMBACT  | 0 No effect  |
| 14      | WD_RSTB_IMPACT  | 1 RSTB assertion   |
|         |                 | POR  |

# 23.6 FS\_WDW\_CFG

Table 131. FS\_WDW\_CFG register bit allocation

| Bit   | 15 | 14         | 13 | 12 | 11 | 10     | 9 | 8              |
|-------|----|------------|----|----|----|--------|---|----------------|
| Write | 0  | 0          | 0  | 0  | 0  | WDW_EN | 0 | WDW_<br>PERIOD |
| Read  | 0  | 0          | 0  | 0  | 0  | WDW_EN | 0 | WDW_<br>PERIOD |
| Reset | 0  | 0          | 0  | 0  | 0  | 0      | 0 | 1              |
| Bit   | 7  | 6          | 5  | 4  | 3  | 2      | 1 | 0              |
| Write | 2  | WDW_PERIOD |    | 0  | 0  | 0      | 0 | 0              |
| Read  |    | WDW_PERIOD |    | 0  | 0  | 0      | 0 | 0              |
| Reset | 0  | 0          | 1  | 0  | 0  | 0      | 0 | 0              |

Table 132. FS\_WDW\_CFG register bit description

| Bit    | Symbol     | Description                          |
|--------|------------|--------------------------------------|
| 5 to 8 | WDW_PERIOD | Configure the watchdog window period |

FS2400

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 132. FS\_WDW\_CFG register bit description...continued

| Bit | Symbol       | Description   |
|-----|--------------|---|
|     |              | 0000 INFINITE Time Out, Window fully opened         |
|     |              | 0001 1 ms   |
|     |              | 0010 2 ms   |
|     |              | 0011 4 ms   |
|     |              | 0100 8 ms   |
|     |              | 0101 16 ms  |
|     |              | 0110 32 ms  |
|     |              | 0111 64 ms  |
|     |              | 1000 128 ms   |
|     |              | 1001 256 ms (default value)                         |
|     |              | 1010 512 ms   |
|     |              | 1011 1024 ms  |
|     |              | 1100 2048 ms  |
|     |              | 1101 4096 ms  |
|     |              | 1110 8192 ms  |
|     |              | 1111 16384 ms                                       |
|     |              | POR, WD_DISABLE                                     |
|     |              | Enable the watchdog window                          |
| 10  | \\/\D\\\/ EN | 0 Watchdog window is disabled (watchdog time out)   |
| 10  | WDW_EN       | 1 Watchdog window is enabled (watchdog window 50 %) |
|     |              | POR   |

## 23.7 FS\_WD\_TOKEN

Table 133. FS\_WD\_TOKEN register bit allocation

| Bit   | 15  | 14   | 13  | 12   | 11   | 10 | 9 | 8 |
|-------|-----|------|-----|------|------|----|---|---|
| Write |     | 27 1 | 7 ( |      | 1    |    |   |   |
| Read  |     |      | 7   | WD_T | OKEN |    |   |   |
| Reset | 0   | 0    | 0   | 0    | 0    | 0  | 0 | 0 |
| Bit   | 7 7 | 6    | 5   | 4    | 3    | 2  | 1 | 0 |
| Write |     |      | NO  | C    | 1    |    |   |   |
| Read  |     | /2/  |     | WD_T | OKEN |    |   |   |
| Reset | 0   | 0    | 0   | 0    | 0    | 0  | 0 | 0 |

Table 134. FS\_WD\_TOKEN register bit description

| Bit     | Symbol   | Description                      |
|---------|----------|----------------------------------|
|         |          | Read watchdog token code         |
| 0 to 15 | WD_TOKEN | 0x5AB2 (default value) or 0xD564 |
|         |          | Reset on power-on reset (POR)    |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 23.8 FS\_WD\_ANSWER

Table 135. FS WD ANSWER register bit allocation

| Table 100. I | S_VB_ANOV | Lit register i | on anocation |       |       |    |    |   |
|--------------|-----------|----------------|--------------|-------|-------|----|----|---|
| Bit          | 15        | 14             | 13           | 12    | 11    | 10 | 9  | 8 |
| Write        |           |                |              | WD_AN | ISWER | *  | 7  |   |
| Read         |           |                |              | C     | )     |    | 7  |   |
| Reset        | 0         | 0              | 0            | 0     | 0     | 0  | 0  | 0 |
| Bit          | 7         | 6              | 5            | 4     | 3     | 2  | 1  | 0 |
| Write        |           |                |              | WD_AN | ISWER |    | 50 |   |
| Read         |           |                |              | C     | )     | Α  | W  |   |
| Reset        | 0         | 0              | 0            | 0     | 0     | 0  | 0  | 0 |
|              |           |                |              |       |       |    |    |   |

Table 136. FS\_WD\_ANSWER register bit description

| Bit     | Symbol    | Description             |
|---------|-----------|-------------------------|
|         |           | Read or write WD answer |
| 0 to 15 | WD_ANSWER | WD_TOKEN[15:0]          |
|         |           | POR                     |

#### 23.9 FS\_LIMP0\_REL

#### Table 137. FS\_ LIMP0\_REL register bit allocation

| Bit   | 15 | 14  | 13 | 12     | 11       | 10 | 9 | 8         |
|-------|----|-----|----|--------|----------|----|---|-----------|
| Write |    |     |    | RELEAS | E_LIMP0  |    |   |           |
| Read  | 0  | 0   | 0  | 0      | 0        | 0  | 0 | 0         |
| Reset | 0  | 0 2 | 0  | 0      | 0        | 0  | 0 | 0         |
| Bit   | 7  | 6   | 5  | 4      | 3        | 2  | 1 | 0         |
| Write |    |     | 34 |        | <u> </u> |    |   | LIMP0_REL |
| Read  | 0  | 0   | 0  | 0      | 0        | 0  | 0 | 0         |
| Reset | 0  | 0   | 0  | 0      | 0        | 0  | 0 | 0         |

Table 138. FS\_LIMP0\_REL register bit description

| Bit     | Symbol        | Description  |
|---------|---------------|--|
|         |               | Request the LIMP0 pin release when use a GPO                         |
| 0       | LIMPO DEI     | 0 No action  |
| 0       | LIMP0_REL     | 1 LIMP0 release  |
|         |               | POR, Self clear  |
|         | 14 6          | Write secured 8 bits word to release LIMP0 when used as a safety pin |
| 8 to 15 | RELEASE_LIMP0 | WD_TOKEN[15:8] with LSB and MSB inverted, then complemented          |
|         |               | POR  |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 23.10 FS\_ABIST

Table 139. FS\_ABIST register bit allocation

| Bit   | 15 | 14                   | 13              | 12              | 11               | 10                   | 9                     | 8                    |
|-------|----|----------------------|-----------------|-----------------|------------------|----------------------|-----------------------|----------------------|
| Write | 0  | LAUNCH_<br>ABIST     | CLEAR_<br>ABIST | 0               | 0                | 0                    | 0                     | 0                    |
| Read  | 0  | 0                    | 0               | ABIST_DONE      | 0                | ABIST_V0<br>MON_DIAG | ABIST_V1<br>UVLP_DIAG | ABIST_V1<br>MON_DIAG |
| Reset | 0  | 0                    | 0               | 0               | 0                | 0                    | 0                     | 0                    |
| Bit   | 7  | 6                    | 5               | 4               | 3                | 2                    | 1                     | 0                    |
| Write | 0  | 0                    | 0               | ABIST_<br>V0MON | ABIST_<br>V1UVLP | ABIST_<br>V1MON      | 0                     | ABIST_<br>V3MON      |
| Read  | 0  | ABIST_V3<br>MON_DIAG | 0               | ABIST_<br>V0MON | ABIST_<br>V1UVLP | ABIST_<br>V1MON      | 0                     | ABIST_<br>V3MON      |
| Reset | 0  | 0                    | 0               | 0               | 0                | 0                    | 0                     | 0                    |

Table 140. FS\_ABIST register bit description

| Bit | Symbol             | Description                                    |
|-----|--------------------|--|
|     |                    | Request ABIST on V3MON                         |
|     | ADICT VOMON        | 0 No ABIST                                     |
| 0   | ABIST_V3MON        | 1 ABIST on V3MON requested                     |
|     |                    | POR  |
|     |                    | Request ABIST on V1MON                         |
| 2   | ADICT VAMON        | 0 No ABIST                                     |
| 2   | ABIST_V1MON        | 1 ABIST on V1MON requested                     |
|     |                    | POR  |
|     |                    | Request ABIST on V1UVLP                        |
| 3   | ABIST_V1UVLP       | 0 No ABIST                                     |
| 3   | ADIOT_V TOVEF      | 1 ABIST on V1UVLP requested                    |
|     |                    | POR  |
|     |                    | Request ABIST on VMON_EXT                      |
| 4   | ABIST_V0MON        | 0 No ABIST                                     |
| 4   | ADIST_VOMON        | 1 ABIST on VMON_EXT requested                  |
|     | .00                | POR  |
|     |                    | Report ABIST status on V3MON                   |
| 6   | ABIST_V3MON_DIAG   | 0 ABIST not executed on V3MON or fail on V3MON |
| 0   | ADIO1_V3IVION_DIAG | 1 V3MON ABIST PASS                             |
|     |                    | POR / Clear on write / LAUNCH_ABIST            |
|     |                    | Report ABIST status on V1MON                   |
| 8   | ABIST V1MON DIAG   | 0 ABIST not executed on V1MON or fail on V1MON |
| 0   | ADIO1_VINION_DIAG  | 1 V1MON ABIST PASS                             |
|     |                    | POR / CLEAR_ABIST                              |
| 9   | ABIST_V1UVLP_DIAG  | Report ABIST status on V1UVLP                  |
|     |                    |  |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 140. FS\_ABIST register bit description...continued

| Bit | Symbol            | Description   |
|-----|-------------------|---|
|     |                   | 0 ABIST not executed on V1UVLP or fail on V1UVLP                      |
|     |                   | 1 V1UVLP ABIST PASS   |
|     |                   | POR / CLEAR_ABIST   |
|     |                   | Report ABIST status on V0MON  |
| 10  | ADICT VOMONI DIAC | 0 ABIST not executed on V0MON or fail on V0MON                        |
| 10  | ABIST_V0MON_DIAG  | 1 V0MON ABIST PASS  |
|     |                   | POR / CLEAR_ABIST   |
|     |                   | Diagnostic of ABIST on demand   |
| 12  | ADICT DONE        | 0 ABIST not executed  |
| 12  | ABIST_DONE        | 1 ABIST executed  |
|     |                   | POR / CLEAR_ABIST   |
|     |                   | Clear ABIST flags   |
| 13  | CLEAD ADICT       | 0 No action   |
| 13  | CLEAR_ABIST       | 1 Clear ABIST flags (ABIST_DONE, ABIST_VxMON_DIAG, ABIST_V1UVLP_DIAG) |
|     |                   | POR   |
|     |                   | Launch ABIST on selected VMON   |
| 14  | LAUNCH ABIST      | 0 No action   |
| 14  | LAUNCH_ADIST      | 1 Launch ABIST  |
|     |                   | POR   |

# 23.11 FS\_SAFETY\_OUTPUTS

Table 141. FS SAFETY OUTPUTS register bit allocation

| Bit   | 15             | 14       | 13       | 12       | 11        | 10        | 9          | 8         |
|-------|----------------|----------|----------|----------|-----------|-----------|------------|-----------|
| Write | WD_<br>RST_REQ | RSTB_EXT | RSTB_EVT | 0        | 0         | RSTB_DIAG | RSTB_REQ   | 0         |
| Read  | 0              | RSTB_EXT | RSTB_EVT | RSTB_DRV | RSTB_SNS  | RSTB_DIAG | 0          | 0         |
| Reset | 0              | 0        | 0        | 0        | 0         | 0         | 0          | 0         |
| Bit   | 7              | 6        | 5        | 4        | 3         | 2         | 1          | 0         |
| Write | 0              | 0        | 0        | 0        | 0         | 0         | LIMP0_DIAG | LIMP0_REQ |
| Read  | 0              | 0        | 0        | 0        | LIMP0_DRV | LIMP0_SNS | LIMP0_DIAG | 0         |
| Reset | 0              | 0        | 0        | 0        | 0         | 0         | 0          | 0         |

Table 142. FS\_SAFETY\_OUTPUTS register bit description

| Bit | Symbol     | Description                   |
|-----|------------|-------------------------------|
|     | 7 ()       | Request an assertion of LIMP0 |
| 0   | LIMBO BEO  | 0 No action                   |
| U   | LIMP0_REQ  | 1 LIMP0 assertion             |
|     |            | POR, Self clear               |
| 1   | LIMBO DIAC | Report a LIMP0 short to HIGH  |
| ı   | LIMP0_DIAG | 0 No failure                  |

FS2400

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 142. FS\_SAFETY\_OUTPUTS register bit description...continued

| Bit | Symbol     | Description   |
|-----|------------|---|
|     |            | 1 Short to high detected                            |
|     |            | POR, or clear on write (write '1')                  |
|     |            | Sense LIMP0 pad                                     |
| 2   | LIMDO ENE  | 0 LIMP0 pad is sensed low                           |
| 2   | LIMP0_SNS  | 1 LIMP0 pad is sensed high                          |
|     |            | Real-time information                               |
|     |            | Report the digital command of LIMP0 driver          |
| 2   | LIMPO DEV  | 0 LIMP0 Driver command sensed low                   |
| 3   | LIMP0_DRV  | 1 LIMP0 Driver command sensed high                  |
|     |            | Real-time information                               |
|     |            | Request an assertion of reset                       |
| •   | DOTE DEC   | 0 No action   |
| 9   | RSTB_REQ   | 1 RSTB assertion (pulse)                            |
|     |            | POR, Self clear                                     |
|     |            | Report a reset short to high                        |
| 40  | DOTE DIAG  | 0 No failure  |
| 10  | RSTB_DIAG  | 1 Short to high detected                            |
|     |            | POR, or clear on write (write '1')                  |
|     | DOTE ONE   | Sense RSTB pad                                      |
|     |            | 0 RSTB pad is sensed low                            |
| 11  | RSTB_SNS   | 1 RSTB pad is sensed high                           |
|     |            | Real-time information                               |
|     |            | Report the digital command of RSTB driver           |
| 40  | DOTE DOW   | 0 RSTB Driver command sensed low                    |
| 12  | RSTB_DRV   | 1 RSTB Driver command sensed high                   |
|     | 1          | Real-time information                               |
|     |            | Report a RSTB Event generated by FS24               |
| 40  | DOTE SVT   | 0 No RSTB event                                     |
| 13  | RSTB_EVT   | 1 RSTB event occurred                               |
|     |            | POR, or clear on Write(write '1')                   |
|     | 1          | Report a RSTB pin assertion                         |
| 14  | DOTD EVT   | 0 No RSTB pin assertion                             |
|     | RSTB_EXT   | 1 RSTB pin assertion Occurred                       |
|     | 4          | POR, or clear on write (write '1')                  |
|     | Q N        | Request a WD timer Reset without asserting RSTB pin |
| 45  | WD BOT 550 | 0 No action   |
| 15  | WD_RST_REQ | 1 WD timer reset requested                          |
|     |            | POR, or clear on write (write '1')                  |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 23.12 FS\_SAFETY\_FLG

Table 143. FS\_SAFETY\_FLG register bit allocation

| Bit   | 15 | 14 | 13                   | 12         | 11       | 10        | 9        | 8        |
|-------|----|----|----------------------|------------|----------|-----------|----------|----------|
| Write | 0  | 0  | ERRMON_<br>TMR_EXP_I | ERRMON_ACK | ERRMON_I | 0         | WD_NOK_M | WD_NOK_I |
| Read  | 0  | 0  | ERRMON_<br>TMR_EXP_I | 0          | ERRMON_I | ERRMON_RT | WD_NOK_M | WD_NOK_I |
| Reset | 0  | 0  | 0                    | 0          | 0        | 0         | 0        | 0        |
| Bit   | 7  | 6  | 5                    | 4          | 3        | 2         | 1        | 0        |
| Write | 0  | 0  | 0                    | 0          | 0        | 0         | 0        | 0        |
| Read  | 0  | 0  | 0                    | 0          | 0        | 0         | 0        | 0        |
| Reset | 0  | 0  | 0                    | 0          | 0        | 0         | 0        | 0        |

Table 144. FS\_SAFETY\_FLG register bit description

| Bit | Symbol             | Description   |
|-----|--------------------|---|
|     |                    | Report a watchdog refresh error                           |
| 0   | WD NOK I           | 0 WD refresh OK   |
| 8   | WD_NOK_I           | 1 WD refresh not OK                                       |
|     |                    | POR, or clear on write '1'                                |
|     |                    | Mask watchdog not OK refresh interrupt                    |
| 9   | WD NOK M           | 0 Interrupt is not inhibited                              |
| 9   | WD_NOK_M           | 1 Interrupt is inhibited                                  |
|     |                    | POR   |
|     | ,                  | Report ERRMON real time pin state                         |
| 10  | ERRMON RT          | 0 Low level   |
| 10  | ERRIVION_R1        | 1 High Level  |
|     |                    | POR   |
|     |                    | Report an error in the ERRMON input                       |
| 11  | ERRMON I           | 0 No error  |
| 11  | LIXINON_I          | 1 Error detected  |
|     | 20 -               | POR, or clear on write (write '1')                        |
|     | .0' ^              | Acknowledge ERRMON Failure Timer                          |
| 12  | ERRMON_ACK         | 0 No error  |
| 12  | ERRIVION_ACK       | 1 Acknowledge ERRMON timeout                              |
|     |                    | POR   |
|     | A . O              | Report that the ERRMON timer was not acknowledged by user |
| 13  | ERRMON_TMR_EXP_I   | 0 No error/error acknowledged by user on time             |
| 13  | EINNION_TWIK_EXP_I | 1 ERRMON timer expired with no acknowledgement by user    |
|     |                    | POR, or clear on write (write '1')                        |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 23.13 FS\_CRC

Table 145. FS\_CRC register bit allocation

| Bit   | 15 | 14        | 13                 | 12                 | 11 | 10 | 9                         | 8 |  |
|-------|----|-----------|--------------------|--------------------|----|----|---------------------------|---|--|
| Write | 0  | 0         | INIT_CRC_<br>NOK_M | INIT_CRC_<br>NOK_I | 0  | 0  | INIT_CRC_<br>LIMP0_IMPACT | 0 |  |
| Read  | 0  | 0         | INIT_CRC_<br>NOK_M | INIT_CRC_<br>NOK_I | 0  | 0  | INIT_CRC_<br>LIMP0_IMPACT | 0 |  |
| Reset | 0  | 0         | 0                  | 0                  | 0  | 0  | 0                         | 0 |  |
| Bit   | 7  | 6         | 5                  | 4                  | 3  | 2  |                           | 0 |  |
| Write |    | CRC_VALUE |                    |                    |    |    |                           |   |  |
| Read  |    | CRC_VALUE |                    |                    |    |    |                           |   |  |
| Reset | 0  | 0         | 0                  | 0                  | 0  | 0  | 0                         | 0 |  |

Table 146. FS CRC register bit description

| Bit    | Symbol                | Description   |
|--------|-----------------------|---|
|        |                       | INIT registers CRC value calculated by the MCU (CRC check every 5 ms in Normal mode only) |
| 0 to 7 | CRC_VALUE             | CRC_VALUE[7:0]  |
|        |                       | POR   |
|        |                       | Configure CRC impact on LIMP0   |
| 0      | INIT COC LIMBO IMPACT | 0 No effect   |
| 9      | INIT_CRC_LIMP0_IMPACT | 1 LIMP0 assertion   |
|        |                       | POR   |
|        |                       | Report an INIT register CRC error   |
| 12     | INIT ODG NOV I        | 0 No error detected   |
| 12     | INIT_CRC_NOK_I        | 1 INIT registers CRC error detected   |
|        |                       | POR   |
|        |                       | Mask CRC not OK interrupt   |
| 40     | INIT CDC NOV M        | 0 Interrupt is not inhibited  |
| 13     | INIT_CRC_NOK_M        | 1 Interrupt is inhibited  |
|        |                       | POR   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 24 OTP bits description

#### 24.1 Main OTP overview

Table 147. Main OTP overview

|         | 7. Iviaiii 011       | 010:1:011                    |   |                        |  |                      |                  |                          |                  |
|---------|----------------------|------------------------------|---|------------------------|--|----------------------|------------------|--------------------------|------------------|
| Address | Register name        | BIT7                         | BIT6  | BIT5                   | BIT4                                       | BIT3                 | BIT2             | BIT1                     | BIT0             |
| 0x1C    | OTP_<br>DEVICE_VER   | -                            | -   | RSTB_<br>DUR_OTP       | ABIST_<br>EN_OTP                           | CAN_<br>EN_OTP       | LDTIM_<br>EN_OTP | LIMP0_<br>EN_OTP         | V0MON_<br>EN_OTP |
| 0x1D    | OTP_PROG_ID          |                              | PROG_IDH_                                   | OTP[3:0]               |  |                      | PROG_II          | DL_OTP[3:0]              |                  |
| 0x1E    | OTP_V1_CFG1          | VSUP_<br>UVTH_OTP            | BUCK_                                       | _SRHSON_OTP[2          | 2:0]                                       | BUCK_SRI<br>OTP[     |                  | BUCK_SS_0                | OTP[1:0]         |
| 0x1F    | OTP_V1_CFG2          | BUCK_<br>CLK_OTP             | BUCK  | _RCOMP_OTP[2:          | RCOMP_OTP[2:0] BUCK_CCOMP_OTP[1:0]         |                      | -                |                          |                  |
| 0x20    | OTP_V1_CFG3          | BUCK_OC_                     | DGLT_OTP[1:0]                               |                        |  | BUCK_SC_             | OTP[5:0]         |                          |                  |
| 0x21    | OTP_V1_CFG4          | -                            | BUCK_P                                      | K_OC_PFM_OTF           | C_OC_PFM_OTP[2:0]  BUCK_PFM_ TOFF_OTP[1:0] |                      |                  | BUCK_PFM_TON_OTP[1:0]    |                  |
| 0x22    | OTP_V1_CFG5          | CONF_OV_<br>V1_OTP           | CONF_TSD_ BUCK_PK_OC_PWM_OTP[2:0] BUCK_AVG_ |                        | BUCK_PK_OC_PWM_OTP[2:0] BUCK               |                      |                  | _AVG_OC_PWM_0            | OTP[2:0]         |
| 0x23    | OTP_V1_CFG6          | -                            | BUCK_SEL_<br>PFM_TON_OTP                    | BUCK_LDO_S             | ET_OTP[1:0]                                | BUCK_HS_DE           | L_OTP[1:0]       | BUCK_RRV_<br>LV_OTP[1:0] |                  |
| 0x24    | OTP_V1_CFG7          | V1UVLP_<br>TH_OTP            | VV1_BUCK_<br>RANGE_OTP                      | 3                      | 7 0  | VV1_BUCK_            | OTP[5:0]         |                          |                  |
| 0x25    | OTP_V1_CFG8          | BUCK_LP_                     | DVS_OTP[1:0]                                | LY                     | 70   | VV1_LP_BUCK_OTP[5:0] |                  |                          |                  |
| 0x26    | OTP_V3_CFG           | -                            | -   | CONF_OV_<br>V3_OTP     | CONF_TSD_<br>V3_OTP                        | -                    | VV3_OTP          | V3_SLOT_C                | OTP[1:0]         |
| 0x27    | OTP_HVIO_<br>CFG1    | HVIO1PU                      | PD_OTP[1:0]                                 | WK2PUPD_OTP[1:0]       |  | WK3PUPD_             | OTP[1:0]         | HVIO1PUPD_               | OTP[1:0]         |
| 0x28    | OTP_HVIO_<br>CFG2    | HVIO1_OUT_<br>EN_OTP         | HVIO1_OUT_<br>DFLT_OTP                      | HVIO1_SLOT_<br>POL_OTP | HVIO1_PU_<br>SEL_OTP                       | 0 -                  | -                | -                        | -                |
| 0x29    | OTP_MAIN_<br>SYS_CFG | VBOS2<br>V1_SW<br>_LP_EN_OTP | MOD_<br>CONF_OTP                            | MOD_EN_OTP             | SLOT_<br>BYP_OTP                           | -                    | CRC_<br>DIS_OTP  | CRC_DBG_<br>DIS_OTP      | CRC_<br>INV_OTP  |

# 24.2 Main OTP bits description

Table 148. Main OTP bits description

| Address | Register<br>Name | Bit Group<br>Name | Description                   | Hexadecimal<br>Value | Settings                  |
|---------|------------------|-------------------|-------------------------------|----------------------|---------------------------|
| 0x1C    | OTP_             | RSTB_             | Configure RSTB pulse          | 0x00                 | Default                   |
|         | DEVICE_<br>VER   | DUR_OTP           | duration                      | 0x00                 | 10 ms                     |
|         |                  |                   | A7 60                         | 0x01                 | 1 ms                      |
|         |                  |                   | 90 0                          | 0x00                 | Default                   |
|         | $O_2$            | ABIST_EN_<br>OTP  | Enable ABIST checks           | 0x00                 | ABIST checks are disabled |
|         |                  |                   |                               | 0x01                 | ABIST checks are enabled  |
|         |                  |                   | 7 0                           | 0x00                 | Default                   |
|         |                  | CAN_EN_<br>OTP    | Enable the CAN physical layer | 0x00                 | CAN is disabled           |
|         |                  |                   |                               | 0x01                 | CAN is enabled            |
|         |                  | LDTIM_EN_         | Enable the Long Duration      | 0x00                 | Default                   |
|         |                  | OTP               | Timer                         | 0x00                 | LDT is disabled           |

FS2400

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description                              | Hexadecimal Value | Settings                 |
|---------|------------------|-------------------|--|-------------------|--------------------------|
|         |                  |                   |  | 0x01              | LDT is enabled           |
|         |                  |                   | Enable LIMP0 safety output               | 0x00              | Default                  |
|         |                  | LIMP0_EN_<br>OTP  |  | 0x00              | LIMP0 is disabled        |
|         |                  |                   |  | 0x01              | LIMP0 is enabled         |
|         |                  |                   |  | 0x00              | Default                  |
|         |                  | V0MON_<br>EN_OTP  | Enable VMON_EXT pin for V0MON monitoring | 0x00              | VMON_EXT pin is disabled |
|         |                  | 211_011           | Volviorementing                          | 0x01              | VMON_EXT pin is enabled  |
| x1D     | OTP_             | PROG_IDH_         | Report the OTP code                      | 0x00              | Default                  |
|         | PROG_ID          | OTP               |  | 0x00              | Α                        |
|         |                  |                   |  | 0x01              | В                        |
|         |                  |                   |  | 0x02              | C                        |
|         |                  |                   | AAZ                                      | 0x03              | D                        |
|         |                  |                   | 7, 4                                     | 0x04              | E                        |
|         |                  |                   | N N                                      | 0x05              | F                        |
|         |                  |                   |  | 0x06              | G                        |
|         |                  |                   |  | 0x07              | Н                        |
|         |                  |                   |  | 0x08              | J                        |
|         |                  |                   |  | 0x09              | K                        |
|         |                  |                   |  | 0x0A              | L                        |
|         |                  | 2                 |  | 0x0B              | M                        |
|         |                  | and               |  | 0x0C              | N                        |
|         |                  |                   |  | 0x0D              | P                        |
|         |                  |                   |  | 0x0E              | Q                        |
|         |                  |                   | 7 '\ %                                   | 0x0F              | R                        |
|         |                  | PROG_IDL_         | Report the OTP code                      | 0x00              | Default                  |
|         |                  | OTP               | y O a                                    | 0x00              | 0                        |
|         |                  | T X               |  | 0x01              | 1                        |
|         | *                |                   | N' 50                                    | 0x02              | 2                        |
|         |                  |                   | 00 0                                     | 0x03              | 3                        |
|         |                  |                   | 5  | 0x04              | 4                        |
| 2.7     |                  |                   | 0x05                                     | 5                 |                          |
|         |                  | ( ) CA            |  | 0x06              | 6                        |
|         |                  |                   |  | 0x07              | 7                        |
|         |                  |                   | <b>Y</b>                                 | 0x08              | 8                        |
|         |                  |                   |  | 0x09              | 9                        |
|         |                  |                   |  | 0x0A              | A                        |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description  | Hexadecimal<br>Value | Settings                                  |
|---------|------------------|-------------------|--|----------------------|---|
|         |                  |                   |  | 0x0B                 | В   |
|         |                  |                   |  | 0x0C                 | С   |
|         |                  |                   |  | 0x0D                 | D   |
|         |                  |                   |  | 0x0E                 | E 0°                                      |
|         |                  |                   |  | 0x0F                 | F   |
| 0x1E    | OTP_V1_          | VSUP_             | Select V <sub>SUP_UVH</sub> threshold                    | 0x00                 | Default                                   |
|         | CFG1             | UVTH_OTP          |  | 0x00                 | VSUP_UVTH low threshold selected (4.7 V)  |
|         |                  |                   |  | 0x01                 | VSUP_UVTH high threshold selected (5.7 V) |
|         | OTP_V1_          | BUCK_             | Select BUCK slew rate                                    | 0x00                 | DEFAULT                                   |
|         | CFG1             | SRHSON_<br>OTP    | when the High Side turns ON                              | 0x00                 | HS raising slew rate is 20 ns             |
|         |                  |                   |  | 0x01                 | HS raising slew rate is 20 ns             |
|         |                  |                   |  | 0x02                 | HS raising slew rate is 15 ns             |
|         |                  |                   |  | 0x03                 | HS raising slew rate is 10 ns             |
|         |                  |                   |  | 0x04                 | HS raising slew rate is 6.3 ns            |
|         |                  |                   |  | 0x05                 | HS raising slew rate is 5 ns              |
|         |                  |                   |  | 0x06                 | HS raising slew rate is 3 ns              |
|         |                  |                   |  | 0x07                 | HS raising slew rate is 2 ns              |
|         | OTP_V1_          |                   | Select BUCK slew rate<br>when the High Side turns<br>OFF | 0x00                 | Default                                   |
|         | CFG1             |                   |  | 0x00                 | HS falling slew rate is 20 ns             |
|         |                  |                   |  | 0x01                 | HS falling slew rate is 15 ns             |
|         |                  |                   |  | 0x02                 | HS falling slew rate is 10 ns             |
|         |                  |                   | 4 7 (1)  | 0x03                 | HS falling slew rate is 5 ns              |
|         | OTP_V1_          | BUCK_SS_          | Select V1 soft start ramp                                | 0x00                 | Default                                   |
|         | CFG1             | OTP               |  | 0x00                 | Soft start is 269 µs                      |
|         | <b>&gt;</b>      | 0 -               | 7 2 0  | 0x01                 | Soft start is 538 μs                      |
|         | •                | 9 0               | 73 16  | 0x02                 | Soft start is 1077 µs                     |
|         |                  |                   | 6% 63  | 0x03                 | Soft start is 2150 µs                     |
| x1F     | OTP_V1_          | BUCK_CLK_         | select BUCK switching                                    | 0x00                 | Default                                   |
| CFG2    | CFG2             | OTP               | frequency  | 0x00                 | Switching frequency is 450 kHz            |
|         |                  |                   | 7 (0)  | 0x01                 | Switching frequency is 2.25 MHz           |
|         | OTP_V1_          | BUCK_             | Select BUCK compensation                                 | 0x00                 | Default                                   |
|         | CFG2             | RCOMP_<br>OTP     | network resistor   | 0x00                 | 1300 kohms                                |
|         |                  | ]                 | V7   | 0x01                 | 1137 kohms                                |
|         |                  |                   | 0x02   | 975 kohms            |   |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description                           | Hexadecimal<br>Value | Settings                          |
|---------|------------------|-------------------|---------------------------------------|----------------------|-----------------------------------|
|         |                  |                   |                                       | 0x03                 | 812 kohms                         |
|         |                  |                   |                                       | 0x04                 | 650 kohms                         |
|         |                  |                   |                                       | 0x05                 | 512 kohms                         |
|         |                  |                   |                                       | 0x06                 | 325 kohms                         |
|         |                  |                   |                                       | 0x07                 | 162 kohms                         |
|         | OTP_V1_          | BUCK_             | Select BUCK compensation              | 0x00                 | Default                           |
|         | CFG2             | CCOMP_<br>OTP     | network capacitor                     | 0x00                 | 12 pf                             |
|         |                  |                   |                                       | 0x01                 | 23 pf                             |
|         |                  |                   |                                       | 0x02                 | 33.5 pf                           |
|         |                  |                   |                                       | 0x03                 | 44.5 pf                           |
| 20      | OTP_V1_          | BUCK_OC_          | Select BUCK overcurrent               | 0x00                 | Default                           |
|         | CFG3             | DGLT_OTP          | deglitcher time                       | 0x00                 | Overcurrent deglitcher is 250 µs  |
|         |                  |                   |                                       | 0x01                 | Overcurrent deglitcher is 500 µs  |
|         |                  |                   |                                       | 0x02                 | Overcurrent deglitcher is 1000 µs |
|         |                  |                   |                                       | 0x03                 | Overcurrent deglitcher is 2000 µs |
|         |                  | BUCK_SC_<br>OTP   | Select BUCK slope compensation        | 0x00                 | Default                           |
|         |                  |                   |                                       | 0x00                 | Slope compensation is 1033 mV     |
|         |                  |                   |                                       | 0x01                 | Slope compensation is 1016 mV     |
|         |                  |                   |                                       | 0x02                 | Slope compensation is 1000 mV     |
|         |                  |                   |                                       | 0x03                 | Slope compensation is 983 mV      |
|         |                  |                   | 1 0 (4                                | 0x04                 | Slope compensation is 967 mV      |
|         |                  | O'                |                                       | 0x05                 | Slope compensation is 951 mV      |
|         |                  |                   | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 0x06                 | Slope compensation is 934 mV      |
|         |                  |                   | - 'V - V                              | 0x07                 | Slope compensation is 918 mV      |
|         |                  |                   | > 5 6                                 | 0x08                 | Slope compensation is 901 mV      |
|         | b                |                   | y O a                                 | 0x09                 | Slope compensation is 885 mV      |
|         |                  | b X               |                                       | 0x0A                 | Slope compensation is 869 mV      |
|         | 1                |                   | N 50                                  | 0x0B                 | Slope compensation is 852 mV      |
|         |                  |                   | 20 0                                  | 0x0C                 | Slope compensation is 836 mV      |
|         |                  |                   | 5 7                                   | 0x0D                 | Slope compensation is 819 mV      |
|         |                  |                   | 2 2)                                  | 0x0E                 | Slope compensation is 803 mV      |
|         | 7                | ( ) c             | L (S)                                 | 0x0F                 | Slope compensation is 787 mV      |
|         |                  |                   |                                       | 0x10                 | Slope compensation is 770 mV      |
|         |                  |                   | <b>*</b>                              | 0x11                 | Slope compensation is 754 mV      |
|         |                  |                   |                                       | 0x12                 | Slope compensation is 737 mV      |
|         |                  |                   |                                       | 0x13                 | Slope compensation is 721 mV      |

Table 148. Main OTP bits description...continued

| ss | Register<br>Name | Bit Group<br>Name | Description | Hexadecimal Value | Settings                     |
|----|------------------|-------------------|-------------|-------------------|------------------------------|
|    |                  |                   |             | 0x14              | Slope compensation is 705 mV |
|    |                  |                   |             | 0x15              | Slope compensation is 688 mV |
|    |                  |                   |             | 0x16              | Slope compensation is 672 mV |
|    |                  |                   |             | 0x17              | Slope compensation is 655 mV |
|    |                  |                   |             | 0x18              | Slope compensation is 639 mV |
|    |                  |                   |             | 0x19              | Slope compensation is 623 mV |
|    |                  |                   |             | 0x1A              | Slope compensation is 606 mV |
|    |                  |                   |             | 0x1B              | Slope compensation is 590 mV |
|    |                  |                   |             | 0x1C              | Slope compensation is 573 mV |
|    |                  |                   |             | 0x1D              | Slope compensation is 557 mV |
|    |                  |                   |             | 0x1E              | Slope compensation is 541 mV |
|    |                  |                   | AA          | 0x1F              | Slope compensation is 524 mV |
|    |                  |                   | 3.7         | 0x20              | Slope compensation is 508 mV |
|    |                  |                   | 7 T         | 0x21              | Slope compensation is 491 mV |
|    |                  |                   |             | 0x22              | Slope compensation is 475 mV |
|    |                  |                   |             | 0x23              | Slope compensation is 459 mV |
|    |                  |                   |             | 0x24              | Slope compensation is 442 mV |
|    |                  |                   | 5 5 6       | 0x25              | Slope compensation is 426 mV |
|    |                  |                   |             | 0x26              | Slope compensation is 409 mV |
|    |                  |                   |             | 0x27              | Slope compensation is 393 mV |
|    |                  |                   | D (7        | 0x28              | Slope compensation is 377 mV |
|    |                  |                   |             | 0x29              | Slope compensation is 360 mV |
|    |                  |                   | A A A A C   | 0x2A              | Slope compensation is 344 mV |
|    |                  |                   |             | 0x2B              | Slope compensation is 327 mV |
|    |                  | 7                 | > 2 0       | 0x2C              | Slope compensation is 311 mV |
|    |                  | 0 1               | A 0 0'A     | 0x2D              | Slope compensation is 295 mV |
|    |                  | O AV              |             | 0x2E              | Slope compensation is 278 mV |
|    |                  | Y                 |             | 0x2F              | Slope compensation is 262 mV |
|    |                  |                   | 20 0        | 0x30              | Slope compensation is 245 mV |
|    |                  |                   | 2 0         | 0x31              | Slope compensation is 229 mV |
|    |                  |                   | 7 . ~ 1     | 0x32              | Slope compensation is 213 mV |
|    |                  | U CA              |             | 0x33              | Slope compensation is 196 mV |
|    |                  |                   |             | 0x34              | Slope compensation is 180 mV |
|    |                  |                   | <b>**</b>   | 0x35              | Slope compensation is 163 mV |
|    |                  |                   |             | 0x36              | Slope compensation is 147 mV |
|    |                  |                   |             | 0x37              | Slope compensation is 131 mV |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name         | Description                           | Hexadecimal Value | Settings  |
|---------|------------------|---------------------------|---------------------------------------|-------------------|---|
|         |                  |                           |                                       | 0x38              | Slope compensation is 114 mV                                    |
|         |                  |                           |                                       | 0x39              | Slope compensation is 98 mV                                     |
|         |                  |                           |                                       | 0x3A              | Slope compensation is 81 mV                                     |
|         |                  |                           |                                       | 0x3B              | Slope compensation is 65 mV                                     |
|         |                  |                           |                                       | 0x3C              | Slope compensation is 49 mV                                     |
|         |                  |                           |                                       | 0x3D              | Slope compensation is 32 mV                                     |
|         |                  |                           |                                       | 0x3E              | Slope compensation is 16 mV                                     |
|         |                  |                           |                                       | 0x3F              | Slope compensation is 0 mV                                      |
| 0x21    | OTP_V1_          | BUCK_PK_                  | Select PFM mode High-                 | 0x00              | Default   |
|         | CFG4             | OC_PFM_<br>OTP            | Side peak current detection threshold | 0x02              | Overcurrent (peak) detection threshold is 400 mA                |
|         |                  |                           | 42                                    | 0x03              | Overcurrent (peak) detection threshold is 500 mA                |
|         |                  |                           |                                       | 0x04              | Overcurrent (peak) detection threshold is 600 mA                |
|         |                  | _                         |                                       | 0x05              | Overcurrent (peak) detection threshold is 700 mA                |
|         |                  |                           |                                       | 0x06              | Overcurrent (peak) detection threshold is 800 mA                |
|         |                  |                           |                                       | 0x07              | Overcurrent (peak) detection threshold is 900 mA                |
|         | OTP_V1_<br>CFG4  | BUCK_<br>PFM_TOFF_<br>OTP | Select BUCK TOFF time in PFM          | 0x00              | Default   |
|         |                  |                           |                                       | 0x00              | TOFF time in PFM is 130 ns at 2.2<br>MHz and 605 ns at 450 kHz  |
|         |                  |                           |                                       | 0x01              | TOFF time in PFM is 250 ns at 2.2<br>MHz and 1170 ns at 450 kHz |
|         |                  |                           |                                       | 0x02              | TOFF time in PFM is 360 ns at 2.2<br>MHz and 1725 ns at 450 kHz |
|         | _                |                           |                                       | 0x03              | TOFF time in PFM is 475 ns at 2.2<br>MHz and 2285 ns at 450 kHz |
|         | OTP_V1_          | BUCK_                     | Select BUCK TON time in               | 0x00              | Default   |
|         | CFG4             | PFM_TON_<br>OTP           | PFM                                   | 0x00              | TON time in PFM is 162.5 ns at 2.2<br>MHz and 820 ns at 450 kHz |
|         |                  |                           | 7697<br>1607                          | 0x01              | TON time in PFM is 209 ns at 2.2 MHz and 1023 ns at 450 kHz     |
|         |                  |                           |                                       | 0x02              | TON time in PFM is 257 ns at 2.2 MHz and 1221 ns at 450 kHz     |
|         |                  |                           | 4,                                    | 0x03              | TON time in PFM is 305 ns at 2.2 MHz and 1422.5 ns at 450 kHz   |
| 0x22    | OTP_V1_<br>CFG5  | CONF_OV_<br>V1_OTP        |                                       | 0x00              | Default   |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description   | Hexadecimal<br>Value | Settings  |
|---------|------------------|-------------------|---|----------------------|---|
|         |                  |                   | Select the device reaction                          | 0x00                 | The V1 is disabled in case of OV                              |
|         |                  |                   | in case of V1 overvoltage detection                 | 0x01                 | The device transition to fail-safe state (M30) in case of OV  |
|         | OTP_V1_          | CONF_             | Select the device reaction                          | 0x00                 | Default   |
|         | CFG5             | TSD_V1_<br>OTP    | in case of V1 thermal-<br>shutdown detection        | 0x00                 | The V1 is disabled in case of TSD                             |
|         |                  |                   |   | 0x01                 | the device transition to fail-safe state (M30) in case of TSD |
|         | OTP_V1_          | BUCK_PK_          | Select PWM mode High-                               | 0x00                 | Default   |
|         | CFG5             | OC_PWM_<br>OTP    | Side peak current detection threshold               | 0x02                 | Overcurrent (peak) threshold is 400 mA                        |
|         |                  |                   | 4   | 0x03                 | Overcurrent (peak) threshold is 500 mA                        |
|         |                  |                   | 42  | 0x04                 | Overcurrent (peak) threshold is 600 mA                        |
|         |                  |                   | 8 7   | 0x05                 | Overcurrent (peak) threshold is 700 mA                        |
|         |                  | 33                | 7 57 2  | 0x06                 | Overcurrent (peak) threshold is 800 mA                        |
|         |                  |                   | 0 2 5   | 0x07                 | Overcurrent (peak) threshold is 900 mA                        |
|         | OTP_V1_          | BUCK_AVG_         | Select PWM mode average current detection threshold | 0x00                 | Default   |
|         | CFG5             | OC_PWM_<br>OTP    |   | 0x00                 | Average current detection threshold is 200 mA                 |
|         |                  | 8                 |   | 0x01                 | Average current detection threshold is 300 mA                 |
|         |                  | 8                 | 2 2   | 0x02                 | Average current detection threshold is 400 mA                 |
|         |                  | 2                 | 2 2 2   | 0x03                 | Average current detection threshold is 500 mA                 |
|         | <u></u>          | 0 7               | 5.9   | 0x04                 | Average current detection threshold is 600 mA                 |
|         | Š                |                   |   | 0x05                 | Average current detection threshold is 700 mA                 |
| 0x23    | OTP_V1_          | BUCK_SEL_         | Select PFM TON depending                            | 0x00                 | Default   |
|         | CFG6             | PFM_TON_<br>OTP   | on Vout settings                                    | 0x00                 | VV1_LP lower than 4 V   |
|         |                  |                   | 1,0   | 0x01                 | VV1_LP greater than 4 V                                       |
|         |                  | BUCK_             | Select LDO mode detect                              | 0x00                 | Default   |
|         |                  | LDO_SET_<br>OTP   | comparator threshold                                | 0x00                 | LDO mode detect falling threshold is 5.2 V                    |
|         |                  |                   |   | 0x01                 | LDO mode detect falling threshold is 6.2 V                    |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name          | Description  | Hexadecimal Value | Settings   |
|---------|------------------|----------------------------|--|-------------------|--|
|         |                  |                            |  | 0x02              | LDO mode detect falling threshold is 7.2 V                                       |
|         |                  |                            |  | 0x03              | LDO mode detect falling threshold is 8.2 V                                       |
|         |                  | BUCK_HS_                   | Select delay for the HS                                | 0x00              | Default  |
|         |                  | DEL_OTP                    | current sense blanking time                            | 0x00              | 40 ns (2.2 MHz only)   |
|         |                  |                            |  | 0x01              | 80 ns (450 kHz only)   |
|         |                  |                            |  | 0x02              | Reserved   |
|         |                  |                            |  | 0x03              | Reserved   |
|         |                  | BUCK_                      | Select Low-Side reverse                                | 0x00              | Default  |
|         |                  | RRV_LV_<br>OTP             | recovery delay   | 0x00              | LS reverse recovery delay is 5 ns  |
|         |                  | 011                        |  | 0x01              | LS reverse recovery delay is 8 ns  |
|         |                  |                            | 40   | 0x02              | LS reverse recovery delay is 12 ns   |
|         |                  |                            |  | 0x03              | LS reverse recovery delay is 14 ns   |
| )x24    | OTP_V1_          |                            | Select V1UVLP threshold                                | 0x00              | DEFAULT  |
|         | CFG7             |                            |  | 0x00              | V1UVLP threshold is typical 1.8 V  |
|         |                  |                            |  | 0x01              | V1UVLP threshold is typical 3.07 V   |
|         |                  | VV1_BUCK_<br>RANGE_<br>OTP | Select V1 BUCK regulator output voltage range          | 0x00              | DEFAULT  |
|         |                  |                            |  | 0x00              | Range = 2 for V1 from 3.3 V to 5 V   |
|         |                  |                            | 7 27   | 0x01              | Range = 1 for V1 from 1.9 V to 3.375 \   |
|         |                  | VV1_BUCK_<br>OTP           | Select V1 BUCK regulator output voltage in Normal mode | 0x00              | Default  |
|         |                  |                            |  | 0x00              | Reserved   |
|         |                  |                            |  | 0x01              | Reserved   |
|         |                  | Led Ut                     |  | 0x02              | Reserved   |
|         |                  |                            | - ' O'   | 0x03              | Reserved   |
|         | ^                |                            | 7 6  | 0x04              | V1 = 1.9 V for Range1 or 3.2 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP  |
|         | 3                |                            | 30 5   | 0x05              | V1 = 1.925 V for Range1 or 3.25 V for Range2 selected by VV1_BUCK_RANGE_OTP      |
|         | 2                |                            | 200  | 0x06              | V1 = 1.95 V for Range1 or 3.3 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                            |  | 0x07              | V1 = 1.975 V for Range1 or 3.35 V for Range2 selected by VV1_BUCK_RANGE_OTP      |
|         |                  |                            | V '  | 0x08              | V1 = 2 V for Range1 or 3.4 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description | Hexadecimal<br>Value | Settings   |
|---------|------------------|-------------------|-------------|----------------------|--|
|         |                  |                   |             | 0x09                 | V1 = 2.025 V for Range1 or 3.45 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  |                   |             | 0x0A                 | V1 = 2.05 V for Range1 or 3.5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  |                   |             | 0x0B                 | V1 = 2.075 V for Range1 or 3.55 V for Range2 selected by VV1_BUCK_RANGE_OTP        |
|         |                  |                   |             | 0x0C                 | V1 = 2.1 V for Range1 or 3.6 V for Range2 selected by VV1_BUCK_ RANGE_OTP          |
|         |                  |                   | 4 4         | 0x0D                 | V1 = 2.125 V for Range1 or 3.65 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  |                   | 33          | 0x0E                 | V1 = 2.15 V for Range1 or 3.7 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  |                   | Z A S       | 0x0F                 | V1 = 2.175 V for Range1 or 3.75 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  |                   | 980         | 0x10                 | V1 = 2.2 V for Range1 or 3.8 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         |                  | 3                 |             | 0x11                 | V1 = 2.225 V for Range1 or 3.85 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  | 700               | 2 7         | 0x12                 | V1 = 2.25 V for Range1 or 3.9 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  | 70                | 3 6         | 0x13                 | V1 = 2.275 V for Range1 or 3.95 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         | .7               | 7                 |             | 0x14                 | V1 = 2.3 V for Range1 or 4 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP      |
|         |                  |                   | 200         | 0x15                 | V1 = 2.325 V for Range1 or 4.05 V<br>for Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         | 2,               |                   | 50          | 0x16                 | V1 = 2.35 V for Range1 or 4.1 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  |                   | 4           | 0x17                 | V1 = 2.375 V for Range1 or 4.15 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description | Hexadecimal<br>Value | Settings   |
|---------|------------------|-------------------|-------------|----------------------|--|
|         |                  |                   |             | 0x18                 | V1 = 2.4 V for Range1 or 4.2 V for Range2 selected by VV1_BUCK_RANGE_OTP           |
|         |                  |                   |             | 0x19                 | V1 = 2.425 V for Range1 or 4.25 V for Range2 selected by VV1_BUCK_RANGE_OTP        |
|         |                  |                   |             | 0x1A                 | V1 = 2.45 V for Range1 or 4.3 V for Range2 selected by VV1_BUCK_RANGE_OTP          |
|         |                  |                   |             | 0x1B                 | V1 = 2.475 V for Range1 or 4.35 V for Range2 selected by VV1_BUCK_RANGE_OTP        |
|         |                  |                   | A A         | 0x1C                 | V1 = 2.5 V for Range1 or 4.4 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         |                  |                   | 23          | 0x1D                 | V1 = 2.525 V for Range1 or 4.45 V for Range2 selected by VV1_BUCK_RANGE_OTP        |
|         |                  |                   | Z W         | 0x1E                 | V1 = 2.55 V for Range1 or 4.5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  |                   | 980         | 0x1F                 | V1 = 2.575 V for Range1 or 4.55 V<br>for Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  | \$                | 707         | 0x20                 | V1 = 2.6 V for Range1 or 4.6 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         |                  | 707               | 277         | 0x21                 | V1 = 2.625 V for Range1 or 4.65 V<br>for Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  | 2                 | 5 2 6       | 0x22                 | V1 = 2.65 V for Range1 or 4.7 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  | 7                 | 7 20 6      | 0x23                 | V1 = 2.675 V for Range1 or 4.75 V<br>for Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                   | 200         | 0x24                 | V1 = 2.7 V for Range1 or 4.8 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         | 2                |                   | 50%         | 0x25                 | V1 = 2.725 V for Range1 or 4.85 V for Range2 selected by VV1_BUCK_RANGE_OTP        |
|         |                  |                   | 4           | 0x26                 | V1 = 2.75 V for Range1 or 4.9 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description | Hexadecimal Value | Settings  |
|---------|------------------|-------------------|-------------|-------------------|---|
|         |                  |                   |             | 0x27              | V1 = 2.775 V for Range1 or 4.95 V for Range2 selected by VV1_BUCK_RANGE_OTP   |
|         |                  |                   |             | 0x28              | V1 = 2.8 V for Range1 or 5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                   |             | 0x29              | V1 = 2.825 V for Range1 by VV1_<br>BUCK_RANGE_OTP                             |
|         |                  |                   |             | 0x2A              | V1 = 2.85 V for Range1 selected by VV1_BUCK_RANGE_OTP                         |
|         |                  |                   |             | 0x2B              | V1 = 2.875 V for Range1 selected by VV1_BUCK_RANGE_OTP                        |
|         |                  |                   |             | 0x2C              | V1 = 2.9 V for Range1 selected by VV1_BUCK_RANGE_OTP                          |
|         |                  |                   | \$ 4        | 0x2D              | V1 = 2.925 V for Range1 selected by VV1_BUCK_RANGE_OTP                        |
|         |                  |                   | 0 2         | 0x2E              | V1 = 2.95 V for Range1 selected by VV1_BUCK_RANGE_OTP                         |
|         |                  |                   | Z A A       | 0x2F              | V1 = 2.975 V for Range1 selected by VV1_BUCK_RANGE_OTP                        |
|         |                  |                   | 220         | 0x30              | V1 = 3 V for Range1 selected by VV1_<br>BUCK_RANGE_OTP                        |
|         |                  |                   | 1 8 2       | 0x31              | V1 = 3.025 V for Range1 selected by VV1_BUCK_RANGE_OTP                        |
|         |                  |                   |             | 0x32              | V1 = 3.05 V for Range1 selected by VV1_BUCK_RANGE_OTP                         |
|         |                  | 20                | 2 2         | 0x33              | V1 = 3.075 V for Range1 selected by VV1_BUCK_RANGE_OTP                        |
|         |                  | 3                 | 7 1 8       | 0x34              | V1 = 3.1 V for Range1 selected by VV1_BUCK_RANGE_OTP                          |
|         |                  | 0 <               | 7 70        | 0x35              | V1 = 3.125 V for Range1 selected by VV1_BUCK_RANGE_OTP                        |
|         |                  |                   | 75 6        | 0x36              | V1 = 3.15 V for Range1 selected by VV1_BUCK_RANGE_OTP                         |
|         | 40               |                   | 20 0        | 0x37              | V1 = 3.175 V for Range1 selected by VV1_BUCK_RANGE_OTP                        |
|         |                  |                   | 6           | 0x38              | V1 = 3.2 V for Range1 selected by VV1_BUCK_RANGE_OTP                          |
|         | 7                |                   |             | 0x39              | V1 = 3.225 V for Range1 selected by VV1_BUCK_RANGE_OTP                        |
|         |                  |                   | *           | 0x3A              | V1 = 3.25 V for Range1 selected by VV1_BUCK_RANGE_OTP                         |
|         |                  |                   |             | 0x3B              | V1 = 3.275 V for Range1 selected by VV1_BUCK_RANGE_OTP                        |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description                 | Hexadecimal Value | Settings   |
|---------|------------------|-------------------|-----------------------------|-------------------|--|
|         |                  |                   |                             | 0x3C              | V1 = 3.3 V for Range1 selected by VV1_BUCK_RANGE_OTP                             |
|         |                  |                   |                             | 0x3D              | V1 = 3.325 V for Range1 selected by VV1_BUCK_RANGE_OTP                           |
|         |                  |                   |                             | 0x3E              | V1 = 3.35 V for Range1 selected by VV1_BUCK_RANGE_OTP                            |
|         |                  |                   |                             | 0x3F              | V1 = 3.375 V for Range1 selected by VV1_BUCK_RANGE_OTP                           |
| 0x25    | OTP_V1_          | BUCK_LP_          | Select BUCK DVS ramp        | 0x00              | DEFAULT  |
|         | CFG8             | DVS_OTP           | rate                        | 0x00              | 22.5 mV/µs   |
|         |                  |                   |                             | 0x01              | 11.25 mV/µs  |
|         |                  |                   | Α.                          | 0x02              | 5.625 mV/µs  |
|         |                  |                   | A A                         | 0x03              | 2.8125 mV/µs   |
|         | OTP_V1_          | VV1_LP_           | Select V1 BUCK regulator    | 0x00              | Default  |
|         | CFG8             | BUCK_OTP          | output voltage in LPON mode | 0x00              | Reserved   |
|         |                  | Mided Under       |                             | 0x01              | Reserved   |
|         |                  |                   |                             | 0x02              | Reserved   |
|         |                  |                   |                             | 0x03              | Reserved   |
|         |                  |                   |                             | 0x04              | V1 = 1.9 V for Range1 or 3.2 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP  |
|         |                  |                   |                             | 0x05              | V1 = 1.925 V for Range1 or 3.25 V for Range2 selected by VV1_BUCK_RANGE_OTP      |
|         |                  |                   |                             | 0x06              | V1 = 1.95 V for Range1 or 3.3 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                   |                             | 0x07              | V1 = 1.975 V for Range1 or 3.35 V for Range2 selected by VV1_BUCK_RANGE_OTP      |
|         |                  |                   | Z 5                         | 0x08              | V1 = 2 V for Range1 or 3.4 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         | 20               |                   | 2005                        | 0x09              | V1 = 2.025 V for Range1 or 3.45 V for Range2 selected by VV1_BUCK_RANGE_OTP      |
|         |                  |                   | 7 8                         | 0x0A              | V1 = 2.05 V for Range1 or 3.5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                   | *                           | 0x0B              | V1 = 2.075 V for Range1 or 3.55 V for Range2 selected by VV1_BUCK_RANGE_OTP      |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description | Hexadecimal<br>Value | Settings   |
|---------|------------------|-------------------|-------------|----------------------|--|
|         |                  |                   |             | 0x0C                 | V1 = 2.1 V for Range1 or 3.6 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         |                  |                   |             | 0x0D                 | V1 = 2.125 V for Range1 or 3.65 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  |                   |             | 0x0E                 | V1 = 2.15 V for Range1 or 3.7 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  |                   |             | 0x0F                 | V1 = 2.175 V for Range1 or 3.75 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  |                   | 4 A         | 0x10                 | V1 = 2.2 V for Range1 or 3.8 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         |                  |                   | 23          | 0x11                 | V1 = 2.225 V for Range1 or 3.85 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  |                   | Z A S       | 0x12                 | V1 = 2.25 V for Range1 or 3.9 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  |                   | 980         | 0x13                 | V1 = 2.275 V for Range1 or 3.95 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  | 3                 |             | 0x14                 | V1 = 2.3 V for Range1 or 4 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP      |
|         |                  | 700               | 277         | 0x15                 | V1 = 2.325 V for Range1 or 4.05V<br>for Range2 selected by VV1_BUCK_<br>RANGE_OTP  |
|         |                  | 70                | 2 2 6       | 0x16                 | V1 = 2.35 V for Range1 or 4.1 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         | .7               | 7                 |             | 0x17                 | V1 = 2.375 V for Range1 or 4.15 V<br>for Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                   | 200         | 0x18                 | V1 = 2.4 V for Range1 or 4.2 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         | 2,               |                   | 502         | 0x19                 | V1 = 2.425 V for Range1 or 4.25 V<br>for Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                   | 4           | 0x1A                 | V1 = 2.45 V for Range1 or 4.3 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description | Hexadecimal<br>Value | Settings   |
|---------|------------------|-------------------|-------------|----------------------|--|
|         |                  |                   |             | 0x1B                 | V1 = 2.475 V for Range1 or 4.35 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  |                   |             | 0x1C                 | V1 = 2.5 V for Range1 or 4.4 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         |                  |                   |             | 0x1D                 | V1 = 2.525 V for Range1 or 4.45 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  |                   |             | 0x1E                 | V1 = 2.55 V for Range1 or 4.5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  |                   | 4 A         | 0x1F                 | V1 = 2.575 V for Range1 or 4.55 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  |                   | 23          | 0x20                 | V1 = 2.6 V for Range1 or 4.6 V for Range2 selected by VV1_BUCK_ RANGE_OTP          |
|         |                  |                   | Z A S       | 0x21                 | V1 = 2.625 V for Range1 or 4.65 V<br>for Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                   | 980         | 0x22                 | V1 = 2.65 V for Range1 or 4.7 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  | 3                 |             | 0x23                 | V1 = 2.675 V for Range1 or 4.75 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |
|         |                  | 700               | 277         | 0x24                 | V1 = 2.7 V for Range1 or 4.8 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         |                  | 70                | 2 2 6       | 0x25                 | V1 = 2.725 V for Range1 or 4.85 V<br>for Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         | .7               | 2                 | 7 20 6      | 0x26                 | V1 = 2.75 V for Range1 or 4.9 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP   |
|         |                  |                   | 200         | 0x27                 | V1 = 2.775 V for Range1 or 4.95 V<br>for Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         | 2,               |                   | 50          | 0x28                 | V1 = 2.8 V for Range1 or 5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP      |
|         |                  |                   | 4           | 0x29                 | V1 = 2.825 V for Range1 or 5.05 V for Range2 selected by VV1_BUCK_ RANGE_OTP       |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name | Description | Hexadecimal<br>Value | Settings   |
|---------|------------------|-------------------|-------------|----------------------|--|
|         |                  |                   |             | 0x2A                 | V1 = 2.85 V for Range1 or 5.1 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                   |             | 0x2B                 | V1 = 2.875 V for Range1 or 5.15 V for Range2 selected by VV1_BUCK_ RANGE_OTP     |
|         |                  |                   |             | 0x2C                 | V1 = 2.9 V for Range1 or 5.2 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP  |
|         |                  |                   |             | 0x2D                 | V1 = 2.925 V for Range1 or 5.25 V for Range2 selected by VV1_BUCK_ RANGE_OTP     |
|         |                  |                   | 4 4         | 0x2E                 | V1 = 2.95 V for Range1 or 5.3 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                   | 23          | 0x2F                 | V1 = 2.975 V for Range1 or 5.35 V for Range2 selected by VV1_BUCK_ RANGE_OTP     |
|         |                  |                   | Z A S       | 0x30                 | V1 = 3 V for Range1 or 5.4 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP    |
|         |                  |                   | 980         | 0x31                 | V1 = 3.025 V for Range1 or 5.45 V for Range2 selected by VV1_BUCK_ RANGE_OTP     |
|         |                  | 3                 |             | 0x32                 | V1 = 3.05 V for Range1 or 5.5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  | 700               | 277         | 0x33                 | V1 = 3.075 V for Range1 or 5.5 V for Range2 selected by VV1_BUCK_ RANGE_OTP      |
|         |                  | 70                | 3 6         | 0x34                 | V1 = 3.1 V for Range1 or 5.5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP  |
|         | .7               | 7                 |             | 0x35                 | V1 = 3.125 V for Range1 or 5.5 V for Range2 selected by VV1_BUCK_ RANGE_OTP      |
|         |                  |                   | 200         | 0x36                 | V1 = 3.15 V for Range1 or 5.5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         | 2,               |                   | 502         | 0x37                 | V1 = 3.175 V for Range1 or 5.5 V for Range2 selected by VV1_BUCK_ RANGE_OTP      |
|         |                  |                   | 4           | 0x38                 | V1 = 3.2 V for Range1 or 5.5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP  |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name       | Description   | Hexadecimal<br>Value | Settings   |
|---------|------------------|-------------------------|---|----------------------|--|
|         |                  |                         |   | 0x39                 | V1 = 3.225 V for Range1 or 5.5 V for Range2 selected by VV1_BUCK_ RANGE_OTP      |
|         |                  |                         |   | 0x3A                 | V1 = 3.25 V for Range1 or 5.5 V for<br>Range2 selected by VV1_BUCK_<br>RANGE_OTP |
|         |                  |                         |   | 0x3B                 | V1 = 3.275 V for Range1 or 5.5 V for Range2 selected by VV1_BUCK_ RANGE_OTP      |
|         |                  |                         |   | 0x3C                 | V1 = 3.3 V for Range1 or 5.5 V for Range2 selected by VV1_BUCK_ RANGE_OTP        |
|         |                  |                         | A A   | 0x3D                 | V1 = 3.325 V for Range1 or 5.5 V for Range2 selected by VV1_BUCK_RANGE_OTP       |
|         |                  |                         | 33  | 0x3E                 | V1 = 3.35 V for Range1 or 5.5 V for Range2 selected by VV1_BUCK_RANGE_OTP        |
|         |                  |                         | Z A   | 0x3F                 | V1 = 3.375 V for Range1 or 5.5 V for Range2 selected by VV1_BUCK_RANGE_OTP       |
| 0x26    | OTP_V3_<br>CFG   | CONF_OV_<br>V3_OTP      | Select the device reaction in case of V3 overvoltage detection      | 0x00                 | Default  |
|         |                  |                         |   | 0x00                 | The V3 is disabled in case of OV   |
|         |                  | \$                      |   | 0x01                 | the device transition to Fail-safe state (M30) in case of OV                     |
|         |                  | CONF_<br>TSD_V3_<br>OTP | Select the device reaction in case of V3 thermal-shutdown detection | 0x00                 | DEFAULT  |
|         |                  |                         |   | 0x00                 | The V3 is disabled in case of TSD  |
|         |                  |                         |   | 0x01                 | The device transition to Fail-safe state (M30) in case of TSD                    |
|         |                  | VV3_OTP                 | Select V3 LDO regulator   | 0x00                 | Default  |
|         |                  | 20' <                   | output voltage  | 0x00                 | V3 = 3.3 V   |
|         |                  |                         | 7 9 9.  | 0x01                 | V3 = 5.0 V   |
|         |                  | V3_SLOT_                | Select the power sequence   | 0x00                 | Default  |
|         |                  | ОТР                     | slot for V3   | 0x00                 | V3 starts and stops in slot 0  |
|         | .0               |                         |   | 0x01                 | V3 starts and stops in slot 1  |
|         |                  |                         | 4 0   | 0x02                 | V3 starts and stops in slot 2  |
|         |                  | 0 6                     | 7 8   | 0x03                 | V3 does not start in a slot (enabled by SPI)                                     |
| 0x27    | OTP_             | HVIO1                   | Select the pulldown on  | 0x00                 | Default  |
|         | HVIO_<br>CFG1    | PUPD_OTP                | HVIO1 pin   | 0x00                 | HVIO1 internal pulldown and pullup are disabled                                  |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name          | Description   | Hexadecimal<br>Value | Settings   |  |  |
|---------|------------------|----------------------------|---|----------------------|--|--|--|
|         |                  |                            |   | 0x01                 | HVIO1 internal pulldown is enabled and pullup is disabled          |  |  |
|         |                  |                            |   | 0x02                 | HVIO1 internal pulldown is disabled and pullup is enabled          |  |  |
|         |                  |                            |   | 0x03                 | HVIO1 internal pulldown and pullup are configured as cell repeater |  |  |
|         |                  | WK2PUPD_                   | Select the pulldown on  | 0x00                 | Default  |  |  |
|         |                  | ОТР                        | WAKE2 pin   | 0x00                 | WAKE2 internal pulldown and pullup are disabled                    |  |  |
|         |                  |                            |   | 0x01                 | WAKE2 internal pulldown is enabled and pullup is disabled          |  |  |
|         |                  |                            |   | 0x02                 | WAKE2 internal pulldown is disabled and pullup is enabled          |  |  |
|         |                  |                            | \$ &  | 0x03                 | WAKE2 internal pulldown and pullup are configured as cell repeater |  |  |
|         |                  | WK3PUPD_<br>OTP            | Select the pulldown on WAKE3 pin                              | 0x00                 | Default  |  |  |
|         |                  |                            |   | 0x00                 | WAKE3 internal pulldown and pullup are disabled                    |  |  |
|         |                  |                            |   | 0x01                 | WAKE3 internal pulldown is enabled and pullup is disabled          |  |  |
|         |                  |                            |   | 0x02                 | WAKE3 internal pulldown is disabled and pullup is enabled          |  |  |
|         |                  | 2                          |   | 0x03                 | WAKE3 internal pulldown and pullup are configured as cell repeater |  |  |
|         |                  | HVIO1_                     | Select the power sequence                                     | 0x00                 | DEFAULT  |  |  |
|         |                  | SLOT_OTP                   | slot for HVIO1  | 0x00                 | HVIO1 polarity is changed in slot 0                                |  |  |
|         |                  |                            |   | 0x01                 | HVIO1 polarity is changed in slot 1                                |  |  |
|         |                  |                            | - V 6   | 0x02                 | HVIO1 polarity is changed in slot 2                                |  |  |
|         |                  | 7                          |   | 0x03                 | HVIO1 is not released in a slot (enabled by SPI)                   |  |  |
| 0x28    | OTP_             | HVIO1_                     | Configure the HVIO1 pin as                                    | 0x00                 | Default  |  |  |
|         | HVIO_<br>CFG2    | OUT_EN_<br>OTP             | an output   | 0x00                 | HVIO1 is configured as an input                                    |  |  |
|         | 0.01             |                            | 00 0  | 0x01                 | HVIO1 is configured as an output                                   |  |  |
|         | 2                | HVIO1_<br>OUT_DFLT_<br>OTP | Configure the HVIO1 pin default state when HVIO1 is an output | 0x00                 | Default  |  |  |
|         |                  |                            |   | 0x00                 | HVIO1 default state is ON (asserted)                               |  |  |
|         |                  |                            |   | 0x01                 | HVIO1 default state is OFF (HIZ)                                   |  |  |
|         |                  | HVIO1_<br>SLOT_POL_<br>OTP | Configure the HVIO1 polarity when activated by a slot         | 0x00                 | Default  |  |  |
|         |                  |                            |   | 0x00                 | HVIO1 is turned OFF on an active slot                              |  |  |
|         |                  |                            |   | 0x01                 | HVIO1 is turned ON on an active slot                               |  |  |

Table 148. Main OTP bits description...continued

| Address | Register<br>Name | Bit Group<br>Name   | Description   | Hexadecimal Value | Settings   |
|---------|------------------|---------------------|---|-------------------|--|
|         |                  | HVIO1_PU_           | Select pull up source on  | 0x00              | Default  |
|         |                  | SEL_OTP             | HVIO1 when used as an output                                    | 0x00              | Pullup to VSUP   |
|         |                  |                     | 3.4.5.  | 0x01              | Pullup to VDDIO  |
| 0x29    | OTP_             | VBOS2V1_            | Control VBOS to V1 switch                                       | 0x00              | Default  |
|         | MAIN_<br>SYS_CFG | SW_LP_EN_<br>OTP    | in LPON mode when V1 = BUCK                                     | 0x00              | VBOS to V1 switch is open in LPON mode   |
|         |                  |                     |   | 0x01              | VBOS to V1 switch is closed in LPON mode                                       |
|         |                  | MOD_<br>CONF_OTP    | Select default clock  | 0x00              | Default  |
|         |                  |                     | modulation configuration (when FS24 boots up)                   | 0x00              | Triangular modulation is selected by default                                   |
|         |                  |                     |   | 0x01              | Pseudo random modulation is selected by default                                |
|         |                  | MOD_EN_<br>OTP      | Select the default state of                                     | 0x00              | Default  |
|         | 7.40.            |                     | the clock modulation on<br>20 MHz clock (when FS24<br>boots up) | 0x00              | Modulation is disabled by default  |
|         |                  |                     |   | 0x01              | Modulation is enabled by default   |
|         |                  | SLOT_BYP_<br>OTP    | Bypass the power  | 0x00              | Default  |
|         |                  |                     | sequence slots not used after wake up from LPON                 | 0x00              | Slots are not bypassed   |
|         |                  |                     |   | 0x01              | Slots are bypassed   |
|         |                  | CRC_DIS_<br>OTP     | Disable SPI CRC check 0x00 Default                              |                   | Default  |
|         |                  |                     | 7 27 5  | 0x00              | SPI CRC is enabled, SPI CRC bit are equal to CRC results and are monitored     |
|         |                  |                     | 2 13  | 0x01              | SPI CRC is disabled, SPI CRC bit are all set to 0 without monitoring           |
|         |                  | CRC_DBG_<br>DIS_OTP | Disable SPI CRC check in  | 0x00              | Default  |
|         |                  |                     | Debug mode only   | 0x00              | SPI CRC is enabled in Debug mode when CRC_DIS_OTP = 1, stay disabled otherwise |
|         |                  |                     |   | 0x01              | SPI CRC is disabled in Debug mode  |
|         |                  | CRC_INV_<br>OTP     | Invert the result of the  | 0x00              | Default  |
|         |                  |                     | polynomial calculation  | 0x00              | SAE J-1850 = (x^8+x^4+x^3+x^2+1)<br>XOR 0x00                                   |
|         | 2                |                     | 2,0   | 0x01              | CRC-8-AUTOSAR / SAE J-1850 = (x^8+x^4+x^3+x^2+1) XOR 0xFF                      |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 24.3 Fail-safe OTP overview

Table 149. Fail-safe OTP overview

| ADDRES | Register<br>Name             | BIT7  | BIT6                     | BIT5                     | BIT4                     | BIT3                     | BIT2                     | BIT1                     | ВІТ0                       |
|--------|------------------------------|---|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|----------------------------|
| 0x2A   | OTP_FS_<br>SYS_CFG           | ERRMON_<br>EN_OTP                           | -                        | INIT_CRC_<br>DIS_OTP     | FS_LPOFF_<br>OTP         | FS_DUR_<br>CFG_OTP       | WD_<br>INF_OTP           | RSTB8S_<br>DIS_OTP       | FIRST_<br>FAULT_<br>EN_OTP |
| 0x2B   | OTP_OVUV_<br>CFG1            | V1MON_UVTH_OTP[3:0]                         |                          |                          |                          | V1MON_OVTH_OTP[3:0]      |                          |                          |                            |
| 0x2C   | OTP_OVUV_<br>CFG2            | V3MON_UVTH_OTP[3:0]                         |                          |                          |                          | V3MON_OVTH_OTP[3:0]      |                          |                          |                            |
| 0x2D   | OTP_OVUV_<br>CFG3            | V0MON_UVTH_OTP[3:0]                         |                          |                          |                          | V0MON_OVTH_OTP[3:0]      |                          |                          |                            |
| 0x2E   | OTP_UV_<br>DGLT_CFG          | V0MON_UVDGLT_OTP[1:0] V1MON_UVDGLT_OTP[1:0] |                          |                          | - V3MON_UVDGLT_OTP[1:0]  |                          |                          |                          |                            |
| 0x2F   | OTP_<br>LIMP_OV_<br>DGLT_CFG | -   | -                        | -                        | -                        | V0MON_<br>OVDGLT_<br>OTP | V1MON_<br>OVDGLT_<br>OTP | V1_UV_PW_<br>EN_OTP      | V3MON_<br>OVDGLT_OTP       |
| 0x30   | OTP_RSTB_<br>IMPACT_CFG      | V0UV_RSTB_<br>IMPACT_OTP                    | V0OV_RSTB_<br>IMPACT_OTP | V1UV_RSTB_<br>IMPACT_OTP | V1OV_RSTB_<br>IMPACT_OTP | 6                        | 9)                       | V3UV_RSTB_<br>IMPACT_OTP | V3OV_RSTB_<br>IMPACT_OTP   |

# 24.4 Fail-safe OTP bits description

Table 150. Fail-safe OTP bits description

| Address | Register name      | Bit group name   | Description  | Hexadecimal value | Settings                                      |
|---------|--------------------|------------------|--|-------------------|---|
| 0x2A    | OTP_FS_SYS_<br>CFG | ERRMON_EN_OTP    | Enable ERRMON functionality                                    | 0x00              | Default                                       |
|         | CFG                |                  |  | 0x00              | ERRMON is disabled                            |
|         |                    |                  |  | 0x01              | ERRMON is enabled                             |
|         |                    | INIT_CRC_DIS_OTP | Disable the INIT registers CRC protection                      | 0x00              | Default                                       |
|         |                    | 8                |  | 0x00              | CRC is enabled                                |
|         |                    | 0.7              | CA (6)   | 0x01              | CRC is disabled                               |
|         |                    | FS_LPOFF_OTP     | Configure FS state exit  | 0x00              | Default                                       |
|         |                    | 2 4              |  | 0x00              | Automatic restart after FS state              |
|         |                    |                  |  | 0x01              | GoTo LPOFF after FS state                     |
|         |                    | FS_DUR_CFG_OTP   | Configure FS state duration                                    | 0x00              | Default                                       |
|         |                    |                  | 20   | 0x00              | FS state duration is 100 ms                   |
|         |                    |                  | 0 0  | 0x01              | FS state duration is 4 s                      |
|         |                    | WD_INF_OTP       | Disable the watchdog   | 0x00              | Default                                       |
|         |                    |                  | 13 40  | 0x00              | Watchdog is enabled                           |
|         |                    |                  | \(\dot\)   | 0x01              | Watchdog is put into infinite window duration |
|         |                    | RSTB8S_DIS_OTP   | Disable the RSTB 8 s timer                                     | 0x00              | Default                                       |
|         |                    |                  |  | 0x00              | RSTB 8s timer is enabled                      |
|         | 7                  |                  |  | 0x01              | RSTB 8 s timer is disabled                    |
|         |                    | FIRST_FAULT_EN_  | Configure the first fault to send the device in Fail-safe mode | 0x00              | Default                                       |
|         |                    | ОТР              |  | 0x00              | DoNot GoTo Fail-safe at first fault           |
|         |                    |                  | V7   | 0x01              | GoTo Fail-safe at first fault                 |
| 0x2B    | OTP_OVUV_          | V1MON_UVTH_OTP   | Select V1MON UV threshold                                      | 0x00              | Default                                       |
|         | CFG1               |                  |  | 0x00              | V1MON UV = 65 %                               |

FS2400

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 150. Fail-safe OTP bits description...continued

| ddress | Register name | Bit group name | Description                 | Hexadecimal value | Settings           |
|--------|---------------|----------------|-----------------------------|-------------------|--------------------|
|        |               |                |                             | 0x01              | V1MON UV = 64.5 %  |
|        |               |                |                             | 0x02              | V1MON UV = 96.5 %  |
|        |               |                |                             | 0x03              | V1MON UV = 96 %    |
|        |               |                |                             | 0x04              | V1MON UV = 95.5 %  |
|        |               |                |                             | 0x05              | V1MON UV = 95 %    |
|        |               |                |                             | 0x06              | V1MON UV = 94.5 %  |
|        |               |                |                             | 0x07              | V1MON UV = 94 %    |
|        |               |                |                             | 0x08              | V1MON UV = 93.5 %  |
|        |               |                |                             | 0x09              | V1MON UV = 93 %    |
|        |               |                |                             | 0x0A              | V1MON UV = 92.5 %  |
|        |               |                |                             | 0x0B              | V1MON UV = 92 %    |
|        |               |                |                             | 0x0C              | V1MON UV = 91.5 %  |
|        |               |                |                             | 0x0D              | V1MON UV = 64 %    |
|        |               |                | 1 4 5                       | 0x0E              | V1MON UV = 63.5 %  |
|        |               |                | A ST ST                     | 0x0F              | V1MON UV = 62 %    |
|        |               | V1MON_OVTH_OTP | Select V1MON OV threshold   | 0x00              | DEFAULT            |
|        |               |                |                             | 0x00              | V1MON OV = 102.5 % |
|        |               |                | 0' 1 4 60                   | 0x01              | V1MON OV = 103 %   |
|        |               |                |                             | 0x02              | V1MON OV = 103.5 % |
|        |               |                |                             | 0x03              | V1MON OV = 104 %   |
|        |               |                |                             | 0x04              | V1MON OV = 104.5 % |
|        |               |                |                             | 0x05              | V1MON OV = 105 %   |
|        |               |                |                             | 0x06              | V1MON OV = 105.5 % |
|        |               | 7              |                             | 0x07              | V1MON OV = 106 %   |
|        |               | 2              |                             | 0x08              | V1MON OV = 106.5 % |
|        |               |                | C ( 4 ( 6 )                 | 0x09              | V1MON OV = 107 %   |
|        |               |                |                             | 0x0A              | V1MON OV = 107.5 % |
|        |               |                |                             | 0x0B              | V1MON OV = 108 %   |
|        |               | A 1            |                             | 0x0C              | V1MON OV = 108.5 % |
|        |               | N A            | V OV                        | 0x0D              | V1MON OV = 109 %   |
|        | P             | ~ >            | 7 63                        | 0x0E              | V1MON OV = 109.5 % |
|        |               |                |                             | 0x0F              | V1MON OV = 110 %   |
| С      | OTP_OVUV_     | V3MON_UVTH_OTP | Select V3MON UV threshold   | 0x00              | DEFAULT            |
|        | CFG2          | OY             |                             | 0x00              | V3MON UV = 65 %    |
|        |               |                | N S                         | 0x01              | V3MON UV = 64.5 %  |
|        |               |                | $(\mathcal{O},\mathcal{O})$ | 0x02              | V3MON UV = 96.5 %  |
|        | 2             |                |                             | 0x03              | V3MON UV = 96 %    |
|        |               |                | 5                           | 0x04              | V3MON UV = 95.5 %  |
|        | 7             | 7 5            |                             | 0x05              | V3MON UV = 95 %    |
|        |               | 1 (5           |                             | 0x06              | V3MON UV = 94.5 %  |
|        |               |                | A.                          | 0x07              | V3MON UV = 94 %    |
|        |               | 7              | 74                          | 0x08              | V3MON UV = 93.5 %  |
|        |               |                |                             | 0x09              | V3MON UV = 93 %    |
|        |               |                |                             | 0x0A              | V3MON UV = 92.5 %  |

Table 150. Fail-safe OTP bits description...continued

| ddress | Register name | Bit group name | Description               | Hexadecimal value  | Settings           |
|--------|---------------|----------------|---------------------------|--------------------|--------------------|
|        |               |                |                           | 0x0B               | V3MON UV = 92 %    |
|        |               |                |                           | 0x0C               | V3MON UV = 91.5 %  |
|        |               |                |                           | 0x0D               | V3MON UV = 64 %    |
|        |               |                |                           | 0x0E               | V3MON UV = 63.5 %  |
|        |               |                |                           | 0x0F               | V3MON UV = 62 %    |
|        |               | V3MON_OVTH_OTP | Select V3MON OV threshold | 0x00               | DEFAULT            |
|        |               |                |                           | 0x00               | V3MON OV = 102.5 % |
|        |               |                |                           | 0x01               | V3MON OV = 103 %   |
|        |               |                |                           | 0x02               | V3MON OV = 103.5 % |
|        |               |                | 0x03                      | V3MON OV = 104 %   |                    |
|        |               |                | 0x04                      | V3MON OV = 104.5 % |                    |
|        |               |                | 0x05                      | V3MON OV = 105 %   |                    |
|        |               |                |                           | 0x06               | V3MON OV = 105.5 % |
|        |               |                | A. 6                      | 0x07               | V3MON OV = 106 %   |
|        |               |                | A 57 . 57                 | 0x08               | V3MON OV = 106.5 % |
|        |               |                | 714 7                     | 0x09               | V3MON OV = 107 %   |
|        |               |                |                           | 0x0A               | V3MON OV = 107.5 % |
|        |               |                | 0' 2 4 20                 | 0x0B               | V3MON OV = 108 %   |
|        |               |                |                           | 0x0C               | V3MON OV = 108.5 % |
|        |               |                |                           | 0x0D               | V3MON OV = 109 %   |
|        |               |                | Y N N N                   | 0x0E               | V3MON OV = 109.5 % |
|        |               |                |                           | 0x0F               | V3MON OV = 110 %   |
| )      | OTP_OVUV_     | V0MON_UVTH_OTP | Select V0MON UV threshold | 0x00               | Default            |
|        | CFG3          | ~              |                           | 0x00               | V0MON UV = 65 %    |
|        |               | 8              |                           | 0x01               | V0MON UV = 64.5 %  |
|        |               |                | C4 (C)                    | 0x02               | V0MON UV = 96.5 %  |
|        |               |                |                           | 0x03               | V0MON UV = 96 %    |
|        |               |                |                           | 0x04               | V0MON UV = 95.5 %  |
|        |               | 27 A           |                           | 0x05               | V0MON UV = 95 %    |
|        |               | N A            |                           | 0x06               | V0MON UV = 94.5 %  |
|        | ,             |                | 3 33                      | 0x07               | V0MON UV = 94 %    |
|        |               |                |                           | 0x08               | V0MON UV = 93.5 %  |
|        |               |                | $\sim$ 0                  | 0x09               | V0MON UV = 93 %    |
|        |               |                |                           | 0x0A               | V0MON UV = 92.5 %  |
|        |               |                | V                         | 0x0B               | V0MON UV = 92 %    |
|        |               |                | 60.0                      | 0x0C               | V0MON UV = 91.5 %  |
|        |               |                |                           | 0x0D               | V0MON UV = 64 %    |
|        |               |                |                           | 0x0E               | V0MON UV = 63.5 %  |
|        |               |                |                           | 0x0F               | V0MON UV = 62 %    |
|        |               | V0MON_OVTH_OTP | Select V0MON threshold    | 0x00               | Default            |
|        |               |                | 74'                       | 0x00               | V0MON = 102.5 %    |
|        |               | 7              | *                         | 0x01               | V0MON = 103 %      |
|        |               |                | V .                       | 0x02               | V0MON = 103.5 %    |
|        |               |                |                           |                    | 130.0 /5           |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 150. Fail-safe OTP bits description...continued

| Address | Register name | Bit group name           | Description                                      | Hexadecimal value | Settings                         |
|---------|---------------|--------------------------|--|-------------------|----------------------------------|
|         |               |                          |  | 0x04              | V0MON = 104.5 %                  |
|         |               |                          |  | 0x05              | V0MON = 105 %                    |
|         |               |                          |  | 0x06              | V0MON = 105.5 %                  |
|         |               |                          |  | 0x07              | V0MON = 106 %                    |
|         |               |                          |  | 0x08              | V0MON = 106.5 %                  |
|         |               |                          |  | 0x09              | V0MON = 107 %                    |
|         |               |                          |  | 0x0A              | V0MON = 107.5 %                  |
|         |               |                          |  | 0x0B              | V0MON = 108 %                    |
|         |               |                          |  | 0x0C              | V0MON = 108.5 %                  |
|         |               |                          |  | 0x0D              | V0MON = 109 %                    |
|         |               |                          |  | 0x0E              | V0MON = 109.5 %                  |
|         |               |                          |  | 0x0F              | V0MON = 110 %                    |
| 0x2E    | OTP_UV_DGLT_  | V0MON_UVDGLT_            | Select V0MON UV deglitcher time (VMON_EXT)       | 0x00              | DEFAULT                          |
|         | CFG           | ОТР                      |  | 0x00              | V0MON UV deglitcher = 5 μs       |
|         |               |                          | A  | 0x01              | V0MON UV deglitcher = 15 μs      |
|         |               |                          |  | 0x02              | V0MON UV deglitcher = 25 μs      |
|         |               |                          |  | 0x03              | V0MON UV deglitcher = 40 μs      |
|         |               | V1MON_UVDGLT_            | Select V1MON UV deglitcher time                  | 0x00              | Default                          |
|         |               | OTP                      |  | 0x00              | V1MON UV deglitcher = 5 μs       |
|         |               |                          | 7 (1) \ 17                                       | 0x01              | V1MON UV deglitcher = 15 µs      |
|         |               |                          |  | 0x02              | V1MON UV deglitcher = 25 µs      |
|         |               |                          |  | 0x03              | V1MON UV deglitcher = 40 μs      |
|         |               | V3MON_UVDGLT_            | Select V3MON UV deglitcher time                  | 0x00              | DEFAULT                          |
|         |               | OTP                      |  | 0x00              | V3MON UV deglitcher = 5 μs       |
|         |               | 8                        |  | 0x01              | V3MON UV deglitcher = 15 μs      |
|         |               |                          | (          | 0x02              | V3MON UV deglitcher = 25 µs      |
|         |               |                          |  | 0x03              | V3MON UV deglitcher = 40 μs      |
| 0x2F    | OTP_LIMP_OV_  | V0MON_OVDGLT_            | Select V0MON OV deglitcher time (VMON EXT)       | 0x00              | Default                          |
|         | DGLT_CFG      | ОТР                      | 7 / 3 , 1 - /                                    | 0x00              | V0MON OV deglitcher = 25 μs      |
|         |               | 2 2                      |  | 0x01              | V0MON OV deglitcher = 45 µs      |
|         | P             | V1MON_OVDGLT_            | Select V1MON OV deglitcher time                  | 0x00              | Default                          |
|         |               | OTP                      |  | 0x00              | V1MON OV deglitcher = 25 μs      |
|         |               |                          | 2 0  | 0x01              | V1MON OV deglitcher = 45 µs      |
|         |               | V1_UV_PW_EN_             | Enable V1 pre-warning monitor (Typical threshold | 0x00              | Default                          |
|         |               | OTP                      | is 4.6 V)  | 0x00              | Monitor disabled                 |
|         |               |                          |  | 0x01              | Monitor enabled                  |
|         | .0            | V3MON_OVDGLT_            | Select V3MON OV deglitcher time                  | 0x00              | Default                          |
|         |               | OTP                      | Solotivo in a coginisiisi tiiiiis                | 0x00              | V3MON OV deglitcher = 25 μs      |
|         | ~ ~           |                          | .0   | 0x01              | V3MON OV deglitcher = 45 μs      |
| 0x30    | OTP_RSTB_     | V0UV_RSTB_               | Configure VMON_EXT UV impact on RSTB             | 0x00              | Default                          |
| OXOO    | IMPACT_CFG    | IMPACT_OTP               | oomgate viiioiv_Ext ov impactor No1B             | 0x00              | VMON_EXT UV does not assert RSTB |
|         |               |                          | 177  | 0x01              | VMON_EXT UV asserts RSTB         |
|         |               | V0OV_RSTB_<br>IMPACT_OTP | Configure VMON_EXT OV impact on RSTB             | 0x00              | Default                          |

CONFIDENTIAL


Table 150. Fail-safe OTP bits description...continued


| Address | Register name | Bit group name                 | Description                    | Hexadecimal value | Settings                         |
|---------|---------------|--------------------------------|--------------------------------|-------------------|----------------------------------|
|         |               |                                |                                | 0x00              | VMON_EXT OV does not assert RSTB |
|         |               |                                |                                | 0x01              | VMON_EXT OV asserts RSTB         |
|         |               | V1UV_RSTB_                     | Configure V1 UV impact on RSTB | 0x00              | Default                          |
|         |               | IMPACT_OTP                     |                                | 0x00              | V1 UV does not assert RSTB       |
|         |               |                                |                                | 0x01              | V1 UV asserts RSTB               |
|         |               | V1OV_RSTB_                     | Configure V1 OV impact on RSTB | 0x00              | Default                          |
|         |               | IMPACT_OTP                     |                                | 0x00              | V1 OV does not assert RSTB       |
|         |               |                                |                                | 0x01              | V1 OV asserts RSTB               |
|         |               | V3UV_RSTB_                     | Configure V3 UV impact on RSTB | 0x00              | Default                          |
|         |               | IMPACT_OTP                     |                                | 0x00              | V3 UV does not assert RSTB       |
|         |               |                                |                                | 0x01              | V3 UV asserts RSTB               |
|         | V3OV_RSTB_    | Configure V3 OV impact on RSTB | 0x00                           | Default           |                                  |
|         |               | IMPACT_OTP                     |                                | 0x00              | V3 OV does not assert RSTB       |
|         |               |                                | A 0 10                         | 0x01              | V3 OV asserts RSTB               |


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver


# 25 Package outline


FS24 package is a QFN, thermally enhanced, wettable flanks, 5 x 5 x 0.85 mm, 0.5 mm pitch, 32 pins.











Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# **Revision history**

#### **Revision history**

| Revision histor | У   |  | I  | •  |  |  |  |  |
|-----------------|---|--|--|--|--|--|--|--|
| Document ID     | Release date  | Data sheet status  | Change notice  | Supercedes   |  |  |  |  |
| FS2400 v.1      | 20230614  | Preliminary data sheet   | _  | 7  |  |  |  |  |
| Modifications   | <ul> <li>Updated Revision history</li> </ul>  | •  |  |  |  |  |  |  |
|                 | <ul> <li>General editing for style,</li> </ul>  | •  |  |  |  |  |  |  |
|                 | • <u>Section 1</u> : Updated first  | paragraph  |  | , <del>Y</del>   |  |  |  |  |
|                 | Updated <u>Figure 1</u>   |  |  | 40   |  |  |  |  |
|                 | Updated <u>Table 1</u> In the left of | _  |  | 7  |  |  |  |  |
|                 | Updated <u>Figure 4</u> and <u>Figure 4</u> Table 2. Degree and "language"  |  |  |  |  |  |  |  |
|                 | <ul> <li><u>Table 3</u>: Removed or op</li> <li>Updated <u>Figure 8</u></li> </ul>  | pen" from Description of Pir   |  |  |  |  |  |  |
|                 |   |  |  |  |  |  |  |  |
|                 | <ul> <li><u>Section 7.5</u></li> <li>In first paragraph, changed " before starting the device and VDBG = 0 V is applied once OTP fuse are loaded." to " before M4 state"</li> </ul>   |  |  |  |  |  |  |  |
|                 | <ul> <li>In second paragraph, changed " before V<sub>SUP</sub> &gt; V<sub>SUP UVH</sub>." to " before M4 state."</li> </ul>   |  |  |  |  |  |  |  |
|                 | Updated <u>Section 7.6</u>  |  | 361 _5711  |  |  |  |  |  |
|                 | <u>Table 5</u> : Updated second regulator)"   | d V <sub>BOS</sub> parameter with the t  | following text: "(when not   | connected to V1 HVBUCK                                   |  |  |  |  |
|                 | • <u>Table 6</u> : Changed seventh line under "Voltage ratings" from "V1, V3" to "V1,V3, VCC5CAN" and "Description (Rating)" from "Local regulator outputs" to "Local pins"   |  |  |  |  |  |  |  |
|                 | Table 9: Added rows for   | "V <sub>SUP_UVLL</sub> " and "V <sub>SUP_UVL</sub>   | н"   |  |  |  |  |  |
|                 | Added <u>Section 14.1.3</u>   |  |  |  |  |  |  |  |
|                 | • <u>Table 12</u>   |  |  |  |  |  |  |  |
|                 | <ul> <li>Removed "V<sub>HDR</sub>", "η<sub>PE</sub></li> <li>Updated "Min"values f</li> </ul>   | ck"  |  |  |  |  |  |  |
|                 | <ul> <li>Updated "Max" values for "R<sub>HS_BUCK</sub>" and "R<sub>LS_BUCK</sub>" from "690" to "735"</li> <li>Updated "Min" and "Max" values for "I<sub>OC_AVG_PWM</sub>", "I<sub>OC_PK_PWM</sub>", "I<sub>OC_PK_PFM</sub>", "t<sub>BUCK_SS</sub>"</li> <li>Added "Oscillator and spread spectrum"</li> </ul>  |  |  |  |  |  |  |  |
|                 | Section 14.1.1  |  |  |  |  |  |  |  |
|                 | <ul> <li>Updated seventh para<br/>above VBUCK + ((RH<br/>regulation (V<sub>BUCK</sub> + ((I</li> </ul>  | graph from "When $I_{BUCK}$ cusped by S_BUCK + RDCR_Lv1_BUCMax(RLS_BUCK) + Max(Rlion (4.06 V at $I_{BUCK}$ = 400 r | c <sub>K</sub> ) x I <sub>BUCK</sub> ) to guarantee F<br>DCR_L <sub>BUCK</sub> )) x I <sub>BUCK</sub> ))/0.9 | HVBUCK output-voltage<br>905 to guarantee HVBUCK         |  |  |  |  |
|                 |   | h, beginning "The HVBUCK   |  |  |  |  |  |  |
|                 | "(Max(R <sub>LS_BUCK</sub> ) + Max(   | value of "V <sub>HDR</sub> " from "(Max<br>R <sub>DCR_LBUCK</sub> )) * I <sub>BUCK</sub> /0.905                    |  | <sub>BUCK</sub> )) * I <sub>BUCK</sub> " to              |  |  |  |  |
|                 | Added <u>Section 14.1.5</u> Tube 42   |  |  |  |  |  |  |  |
|                 | • <u>Table 16</u> :   |  | !!450!! !!!000!! +- !!4/   | 2011 1 1100011   |  |  |  |  |
|                 |   | ax" values for " <sub>IQLDO3</sub> " from  |  | 60" and "260", respectively.<br>I "30" and from "20" and |  |  |  |  |
|                 | • Table 16: Updated "Min"   | and "Max" values for "V <sub>AM</sub>  | <sub>UX OFF</sub> " from "-7" to "-8" a  | nd from "7" to "8"                                       |  |  |  |  |
|                 | MCU must configure LIN  | t configure LIMP0_GPO =<br>MP0_EN_OTP = 0 and the  |  |  |  |  |  |  |
|                 | • <u>Table 20</u>   | <b>V</b> Y   |  |  |  |  |  |  |
|                 | ,   | rupt" of "VSUPUV_I" to "VS<br>IP 4.7 V threshold undervol  |  |  |  |  |  |  |

FS2400

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### Revision history...continued

| Revision histor | Ycontinued   |  |   |  |
|-----------------|--|--|---|--|
| Document ID     | Release date   | Data sheet status  | Change notice                               | Supercedes   |
|                 | - Inserted row for "VSL  |  |   |  |
|                 |  | /U" "Description" from "Inter                                    | rupt timeout wake-up e                      | vent" to "Interrupt timeout  |
|                 | generating a wake-up   |  |   |  |
|                 | • Section 16.2: Updated t  | first paragraph.   |   |  |
|                 | • <u>Section 17.1</u> :  |  | 1 (050000 / 00 )                            | u ma u la ce   |
|                 | max value 0xFFFF (~  | ·8.39 s)."   |   | to "Set the after-run value at   |
|                 | T  | " 6 s." in the third bullet it                                   |   |  |
|                 |  | " to " 46875." in the fourth                                     | bullet item.                                |  |
|                 | • <u>Section 19.2</u>  |  |   |  |
|                 | <ul><li>Updated first sentend bit."</li></ul>  | e of third pararaph from "                                       | with WD_DIS_LPON bi                         | it" to " with WD_INF_OTP   |
|                 | <ul> <li>Updated last paragra</li> </ul>   | <del>-</del>   |   |  |
|                 | VSUP_UVH < VSUP pi   | C, unless otherwise specifie                                     | erwise specified. All vol                   | less otherwise specified.<br>tages referenced to ground."<br>unless otherwise specified. |
|                 | Updated <u>Table 33</u>  | A  |   |  |
|                 | • Table 43: Updated "RS"   | TB assertion" and "LIMP0 a<br>lo" to "Yes" and "No (shorte       |   | ort to high" from "LIMP0_SC_   |
|                 | • Section 19.6.2   |  | a mg.,, , , , , , , , , , , , , , , , , , , |  |
|                 | <ul> <li>Updated title</li> </ul>  |  |   |  |
|                 | '  | lues for "LIMP0 <sub>VIL</sub> " and "LIM                        | ЛРО√ін"                                     |  |
|                 | • Section 19.6.3   | VIE  | ) · · · · · · · · · · · · · · · · · · ·     |  |
|                 | - Updated title  |  |   |  |
|                 | <ul> <li>Updated first paragra</li> </ul>  | ph   |   |  |
|                 | Added <u>Section 19.6.4</u>  |  |   |  |
|                 | reported: VSUPUV_4P  | 26" "Description" from "Flag<br>7_I, VSUPUV_5P7_I, VSUF          |   | VSUPOV_I" to "Flags  |
|                 | • <u>Table 60</u>  | HD : (;    (   | 0,0/1.5 11.5 11.1                           | · · · \  |
|                 | (default full layer revis  |  | 7   | evision)" to "0000 Rev X.0   |
|                 |  | ss B silicon" to "Bit 12 to 15"                                  | •   | - VELIDUV 1 or VELIDOV 1"  |
|                 | to "Report a VSUP erro   | r VSUPG = VSUPUV_4P7_  | or VSUPUV_5P7_lor                           | = VSUPUV_I or VSUPOV_I"<br>VSUPOV_I"   |
|                 |  | scription" of "Bit 5/INT_TO_\                                    |   |  |
|                 | wake-up event"   | e out wake up capability is d                                    |   | -  |
|                 | <ul><li>From "1 Interrupt time event"</li></ul>                                      | e out wake up capability is e                                    | nabled" to "Interrupt tim                   | eout will generate a wake-up   |
|                 | Section 22.14: Updated   | Table 83 and Table 84  |   |  |
|                 | • <u>Section 22.15</u>   |  |   |  |
|                 |  | /rite" and "Read" values for                                     | Bit 8, 7, 6, 3, and 2                       |  |
|                 | <ul> <li><u>Table 86</u>: Updated tal</li> </ul>                                     | ole  |   |  |
|                 | • Section 22.16  |  |   |  |
|                 | <ul> <li><u>Table 87</u>: Updated W</li> <li><u>Table 88</u>: Updated Bit</li> </ul> | rite value for bits 7, 6, 5, 2, <sup>r</sup><br>t 0, added Bit 2 | 1, 0; Updated Read valu                     | ie for bits 2 and 0.   |
|                 | • Section 22.17  |  |   |  |
|                 |  | rite/Read for bits 2 and 0                                       |   |  |
|                 | - <u>Table 90</u> : Updated Bit  | t 0, added Bit 2   |   |  |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### Revision history...continued

| Document ID  | Release date   | Data sheet status             | Change notice | Supercedes |  |  |  |  |
|--------------|--|-------------------------------|---------------|------------|--|--|--|--|
|              | Table 97: Updated last entry in Bit 4 to 5 from "POR" to "POR or Fail-safe state"  |                               |               |            |  |  |  |  |
|              | • Table 100: Updated "De   | scription" of "Bit 5/INT_TO_  | WU"           | 0'         |  |  |  |  |
|              | <ul> <li>From "Report interrupt time-out wake-up event" to "Report a wake-up event generated by an interru<br/>time out"</li> </ul>  |                               |               |            |  |  |  |  |
|              | <ul> <li>From "0 No wake up by Interrupt Time Out" to "No wake up generated by Interrupt timeout"</li> <li>Section 22.28</li> </ul>  |                               |               |            |  |  |  |  |
|              |  |                               |               |            |  |  |  |  |
|              | - Table 111: Updated W   | rite/Read values for Bit 10.  |               |            |  |  |  |  |
|              | - <u>Table 112</u> : Added Bit 1   | 10.                           |               |            |  |  |  |  |
|              | • <u>Section 23.3</u>  |                               |               |            |  |  |  |  |
|              | - Table 125: Updated W   | /rite/Read for Bit 15.        |               | V7         |  |  |  |  |
|              | - Table 126: Added Bit   | 15.                           |               |            |  |  |  |  |
|              | <ul> <li><u>Table 127</u>: Updated Writ</li> </ul>   | e/Read/Reset for Bit 11.      |               |            |  |  |  |  |
|              | • Table 128: Removed "Bi   |                               |               |            |  |  |  |  |
|              | ·  | $^{2}$ of 0x2A from "WD_DIS_O |               |            |  |  |  |  |
|              | <ul> <li><u>Table 150</u>: For 0x2A, updated Bit group name from "WD_DIS_OTP" to "WD_INF_OTP"; updated<br/>Settings for Hexadecimal value 0x01 from "Watchdog is disabled" to "Watchdog is put into infinite<br/>window duration"</li> </ul> |                               |               |            |  |  |  |  |
| FS2400 v.0.3 | 20230207   | Preliminary data sheet        | 3             |            |  |  |  |  |
| FS2400 v.0.2 | 20220811   | Initial version               |               |            |  |  |  |  |

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 26 Legal information

#### 26.1 Data sheet status

| Document status <sup>[1][2]</sup> | Product status <sup>[3]</sup> | Definition  |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet      | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet    | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet        | Production                    | This document contains the product specification.                                     |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="https://www.nxp.com">https://www.nxp.com</a>.

#### 26.2 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 26.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

FS2400

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <a href="PSIRT@nxp.com">PSIRT@nxp.com</a>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

#### 26.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# **Tables**

| Tab. 1.  | Orderable parts example                      | 6   | Tab. 49.  | SPI write command message construction   | 74  |
|----------|--|-----|-----------|--|-----|
| Tab. 2.  | Pin description                              |     | Tab. 50.  | SPI read command message construction    |     |
| Tab. 3.  | Connection of unused pins                    |     | Tab. 51.  | MISO general device status bits          |     |
| Tab. 4.  | Electrical characteristics                   |     |           | descriptions                             | 74  |
| Tab. 5.  | Best of supply electrical characteristics    |     | Tab. 52.  | Data preparation for CRC encoding        |     |
| Tab. 6.  | Limiting values                              |     | Tab. 53.  | Data preparation for CRC encoding        |     |
| Tab. 7.  | Static characteristics                       |     | Tab. 54.  | SPI electrical characteristics           |     |
| Tab. 8.  | Thermal ratings                              |     | Tab. 55.  | Main register mapping                    |     |
| Tab. 9.  | Supply voltage                               |     | Tab. 56.  | Safety-related Register mapping          |     |
| Tab. 10. | Current consumption                          |     | Tab. 57.  | M_DEV_CFG register bit allocation        |     |
| Tab. 11. | FS24 regulators list                         | 29  | Tab. 58.  | M_DEV_CFG register bit description       |     |
| Tab. 12. | Electrical characteristics                   |     | Tab. 59.  | M_DEV_PROG_ID register bit allocation    |     |
| Tab. 13. | Hardware and configurations                  | 34  | Tab. 60.  | M_DEV_PROG_ID register bit description   | 81  |
| Tab. 14. | Electrical characteristics                   |     | Tab. 61.  | M_GEN_FLAG register bit allocation       | 81  |
| Tab. 15. | AMUX output selection                        | 38  | Tab. 62.  | M_GEN_FLAG register bit description      | 81  |
| Tab. 16. | Electrical characteristics                   |     | Tab. 63.  | M_STATUS register bit allocation         | 82  |
| Tab. 17. | WAKE23/HID01 electrical characteristics      | 42  | Tab. 64.  | M_STATUS register bit description        | 83  |
| Tab. 18. | HVIO1 electrical characteristics             | 44  | Tab. 65.  | M_SYS_CFG register bit allocation        | 84  |
| Tab. 19. | INTB electrical characteristics              | 45  | Tab. 66.  | M_SYS_CFG register bit description       | 84  |
| Tab. 20. | List of interrupts from main logic           | 45  | Tab. 67.  | M_SYS1_CFG register bit allocation       | 85  |
| Tab. 21. | Long duration timer characteristics          | 47  | Tab. 68.  | M_SYS1_CFG register bit description      | 85  |
| Tab. 22. | LDT functions                                | 48  | Tab. 69.  | M_REG_CTRL register bit allocation       | 87  |
| Tab. 23. | Long duration timer electrical               |     | Tab. 70.  | M_REG_CTRL register bit description      | 87  |
|          | characteristics                              | 49  | Tab. 71.  | M_REG_CTRL register bit allocation       | 88  |
| Tab. 24. | CAN FD transceiver characteristics           |     | Tab. 72.  | M_REG_CTRL register bit description      | 89  |
| Tab. 25. | Watchdog window period configuration         |     | Tab. 73.  | M_REG_FLG register bit allocation        | 89  |
| Tab. 26. | Watchdog type configuration                  | 58  | Tab. 74.  | M_REG_FLG register bit description       | 90  |
| Tab. 27. | Watchdog answer and refresh validation       | 59  | Tab. 75.  | M_REG_MSK register bit allocation        | 91  |
| Tab. 28. | Watchdog error counter limit configuration.  | 59  | Tab. 76.  | M_REG_MSK register bit description       | 91  |
| Tab. 29. | Watchdog refresh counter limit               |     | Tab. 77.  | M_REG_FLG register bit allocation        | 93  |
|          | configuration                                |     | Tab. 78.  | M_REG_FLG register bit description       | 93  |
| Tab. 30. | Watchdog error impact configuration          |     | Tab. 79.  | M_REG_MSK register bit allocation        | 93  |
| Tab. 31. | Watchdog electrical characteristics          |     | Tab. 80.  | M_REG_MSK register bit description       |     |
| Tab. 32. | VMON UV/OV threshold configuration           |     | Tab. 81.  | M_IO_CTRL register bit allocation        |     |
| Tab. 33. | VMON deglitch time configuration             |     | Tab. 82.  | M_IO_CTRL register bit description       |     |
| Tab. 34. | VxMON electrical characteristics             | 63  | Tab. 83.  | M_IO_TIMER_FLG register bit allocation   |     |
| Tab. 35. | Signal polarity to detect an error on HVIO1  |     | Tab. 84.  | M_IO_TIMER_FLG register bit description  |     |
|          | pin  | 64  | Tab. 85.  | M_IO_TIMER_MSK register bit allocation   |     |
| Tab. 36. | Reaction when an error is detected HVIO1     |     | Tab. 86.  | M_IO_TIMER_MSK register bit description  |     |
|          | pin  | 65  | Tab. 87.  | M_VSUP_COM_FLG register bit allocation . | 96  |
| Tab. 37. | Allowed time before receiving                |     | Tab. 88.  | M_VSUP_COM_FLG register bit              |     |
|          | microcontroller acknowledge when an          | / ~ |           | description                              |     |
|          | external IC error is detected                |     | Tab. 89.  | M_VSUP_COM_MSK register bit allocation . | 97  |
| Tab. 38. | Error flag for external IC monitoring        |     | Tab. 90.  | M_VSUP_COM_MSK register bit              |     |
| Tab. 39. | Acknowledgment from MCU register             | 65  |           | description                              |     |
| Tab. 40. | External IC monitoring electrical            | 7   | Tab. 91.  | M_IOWU_CFG register bit allocation       |     |
| T 1 44   | characteristics                              |     | Tab. 92.  | M_IOWU_CFG register bit description      |     |
| Tab. 41. | Fault error counter configuration            |     | Tab. 93.  | M_IOWU_EN register bit allocation        |     |
| Tab. 42. | Fault error counter fail-safe impact         | 67  | Tab. 94.  | M_IOWU_EN register bit description       |     |
| Tab. 43. | Application related fail-safe fault list and | 00  | Tab. 95.  | M_IOWU_FLG register bit allocation       |     |
| T        | reaction                                     |     | Tab. 96.  | M_IOWU_FLG register bit description      |     |
| Tab. 44. | Fail-safe state electrical characteristics   |     | Tab. 97.  | M_WU1_EN register bit allocation         |     |
| Tab. 45. | RSTB electrical characteristics              |     | Tab. 98.  | M_WU1_EN register bit description        |     |
| Tab. 46. | LIMPO electrical characteristics             |     | Tab. 99.  | M_WU1_FLG register bit allocation        |     |
| Tab. 47. | ABIST electrical characteristics             |     |           | M_WU1_FLG register bit description       |     |
| Tab. 48. | Cyclic CRC check characteristics             | /3  | 1ab. 101. | M_AMUX_CTRL register bit allocation      | 103 |
|          |  |     |           |  |     |

FS2400

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

| Tab. 102. | M_AMUX_CTRL register bit description103     | Tab. 127. | FS_I_FSSM_CFG register bit allocation   | 115 |
|-----------|---|-----------|---|-----|
| Tab. 103. | M_LDT_CFG1 register bit allocation 104      | Tab. 128. | FS_I_FSSM_CFG register bit description  | 115 |
| Tab. 104. | M_LDT_CFG1 register bit description 104     | Tab. 129. | FS_I_WD_CFG register bit allocation     | 116 |
| Tab. 105. | M_LDT_CFG2 register bit allocation 105      | Tab. 130. | FS_I_WD_CFG register bit description    | 117 |
| Tab. 106. | M_LDT_CFG2 register bit description 105     | Tab. 131. | FS_WDW_CFG register bit allocation      | 118 |
| Tab. 107. | M_LDT_CFG3 register bit allocation 105      | Tab. 132. | FS_WDW_CFG register bit description     | 118 |
| Tab. 108. | M_LDT_CFG3 register bit description 105     | Tab. 133. | FS_WD_TOKEN register bit allocation     | 119 |
| Tab. 109. | M_LDT_CTRL register bit allocation 106      | Tab. 134. | FS_WD_TOKEN register bit description    | 119 |
| Tab. 110. | M_LDT_CTRL register bit description 106     | Tab. 135. | FS_WD_ANSWER register bit allocation    | 120 |
| Tab. 111. | M_CAN register bit allocation107            | Tab. 136. | FS_WD_ANSWER register bit description . | 120 |
| Tab. 112. | M_CAN register bit description107           | Tab. 137. | FS_LIMP0_REL register bit allocation    | 120 |
| Tab. 113. | M_CAN register bit allocation108            |           | FS_LIMP0_REL register bit description   |     |
|           | M_CAN_MSK register bit description108       | Tab. 139. | FS_ABIST register bit allocation        | 121 |
|           | M_MEMORY0 register bit allocation 109       |           | FS_ABIST register bit description       | 121 |
| Tab. 116. | M_MEMORY0 register bit description 109      | Tab. 141. | FS_SAFETY_OUTPUTS register bit          |     |
| Tab. 117. | M_MEMORY1 register bit allocation 109       |           | allocation                              | 122 |
| Tab. 118. | M_MEMORY1 register bit description 110      | Tab. 142. | FS_SAFETY_OUTPUTS register bit          |     |
| Tab. 119. | M_HW_ID register bit allocation110          |           | description                             | 122 |
|           | M_HW_ID register bit description110         |           | FS_SAFETY_FLG register bit allocation   |     |
|           | FS_I_OVUV_CFG1 register bit allocation 112  | Tab. 144. | FS_SAFETY_FLG register bit description  | 124 |
|           | FS_I_OVUV_CFG1 register bit description 112 |           | FS_CRC register bit allocation          |     |
|           | FS_I_OVUV_CFG2 register bit allocation 112  |           | FS_CRC register bit description         |     |
|           | FS_I_OVUV_CFG2 register bit description 113 |           | Main OTP overview                       |     |
| Tab. 125. | FS_I_ERRMON_LIMP0_CFG register bit          |           | Main OTP bits description               |     |
|           | allocation114                               |           | Fail-safe OTP overview                  |     |
| Tab. 126. | FS_I_ERRMON_LIMP0_CFG register bit          | Tab. 150. | Fail-safe OTP bits description          | 144 |
|           | description                                 |           |   |     |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# **Figures**

| Fig. 1.  | FS24 product numbering scheme           | 5  | Fig. 26. | Using LIMP0 as a third HW ID pin          | 4′  |
|----------|---|----|----------|---|-----|
| Fig. 2.  | Functional block diagram                | 7  | Fig. 27. | HVIO1 pin                                 | 43  |
| Fig. 3.  | FS2400 block diagram                    | 8  | Fig. 28. | Example of HVIO1 pin configuration in the |     |
| Fig. 4.  | FS24 for UWB Simplified application     |    |          | slots, at power up                        | 44  |
|          | diagram                                 | 9  | Fig. 29. | Long duration timer block diagram         | 47  |
| Fig. 5.  | FS24 for UWB and BLE Simplified         |    | Fig. 30. | Long duration timer functions             | 49  |
|          | application diagram                     | 10 | Fig. 31. | CAN FD transceiver internal diagram, with |     |
| Fig. 6.  | FS2400 pin configuration                | 11 |          | external components                       | 5′  |
| Fig. 7.  | FS2400 pin configuration legend         | 11 | Fig. 32. | CAN transceiver state machine             | 52  |
| Fig. 8.  | Simplified functional state diagram     |    | Fig. 33. | CAN Wake-up timing diagram                | 53  |
| Fig. 9.  | Simplified INIT state diagram           |    | Fig. 34. | CAN timing definition according to ISO    |     |
| Fig. 10. | Power sequencing                        | 17 |          | 11898-2:2016                              | 54  |
| Fig. 11. | Power-up sequence example               |    | Fig. 35. | Fail-safe features block diagram          | 57  |
| Fig. 12. | Debug pin circuitry                     | 18 | Fig. 36. | Window watchdog time diagram              | 59  |
| Fig. 13. | Simplified VBOS state diagram           | 19 | Fig. 37. | Watchdog error counter configurations     | 60  |
| Fig. 14. | Application schematic, 2.2 MHz HVBUCK,  |    | Fig. 38. | Watchdog refresh counter configurations   | 61  |
|          | SPI interface                           | 24 | Fig. 39. | External IC monitoring timing diagram     | 66  |
| Fig. 15. | Input voltage range in LPOFF, LPON, and |    | Fig. 40. | Fault error counter diagram with maximum  |     |
| -        | NORMAL mode                             | 27 |          | value = 2 or 6                            | 67  |
| Fig. 16. | HVBUCK schematic with connection to V1_ |    | Fig. 41. | Fault error counter diagram with maximum  |     |
|          | IN                                      | 30 |          | value = 8 or 12                           | 68  |
| Fig. 17. | Triangular modulation                   | 30 | Fig. 42. | RSTB pin implementation                   | 70  |
| Fig. 18. | Pseudo-random modulation                | 31 | Fig. 43. | LIMP0 pin implementation                  | 7′  |
| Fig. 19. | HVBUCK efficiency using 2.25 MHz using  |    | Fig. 44. | CRC encoder example                       |     |
|          | TFM252012ALMA4R7MTAA                    | 35 | Fig. 45. | SPI timing diagram                        | 77  |
| Fig. 20. | HVBUCK efficiency at 2.25 MHz using     |    | Fig. 46. | Top and bottom view                       |     |
|          | VLS3015CX-4R7M-H                        | 35 | Fig. 47. | Detail                                    | 150 |
| Fig. 21. | HVBUCK PFM efficiency                   | 36 | Fig. 48. | Notes                                     | 150 |
| Fig. 22. | HVLDO3 application schematic            | 36 | Fig. 49. | Solder mask opening pattern               | 151 |
| Fig. 23. | AMUX block diagram                      |    | Fig. 50. | I/O pads solderable area                  |     |
| Fig. 24. | WAKEx/HIDx diagram                      | 40 | Fig. 51. | Solder paste stencil                      | 153 |
| Fig. 25. | Example of application for hardware ID  |    |          | 7   |     |
| -        | function (either using solution 1 OR 2) | 41 |          |   |     |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## **Contents**

| 2 Features and benefits         3         Applications         4         Ho2 HVIO1         4           4 Ordering information         5         16.2.1         HVIO1 used as input         4           4.1 Part numbers definition         5         16.2.1         HVIO1 used as output         4           4.2 Part numbers list         6         16.2.3         Electrical characteristics         4           5.8 Block diagram         7         16.3         Interrupts and wake-up events         4           5.1 Internal block diagram         8         16.3.1         Interrupts and wake-up events         4           6.1 Pinning information         11         16.3.2         Electrical characteristics         4           6.1 Pinning information         11         17.1         Long duration timer (LDT)         4           6.2 Pin description         11         17.2         Time functions         4           6.2 Pin description of unused prins         12         17.2         Time functions         4           7.1 Main state machine description         14         18         Physical layer         5           7.2 Simplified functional state diagram         15         18.1         CAN Po transceiver         5           7.3 INIT state machine         16  | 1      | General description                       | 2  | 16.1.2   | Hardware ID feature        | 40 |
|--|--------|---|----|----------|----------------------------|----|
| Applications         4         16.2         HVIO1         4         4         Ordering information         5         16.2.1         HVIO1 used as input         4           4.1         Part numbers definition         5         16.2.2         HVIO1 used as output         4           4.2         Part numbers isis         6         16.2.3         Electrical characteristics         4           5.1         Internal block diagram         7         16.3         INTB         4           5.2         Simplified application diagram         9         9         management         4           6.         Pinning         11         17         Calibration procedure         4           6.         Pinning         11         17.1         Calibration procedure         4           6.1         Pinning         11         17.1         Calibration procedure         4           6.2.1         Connection of unused pins         12         17.2         Timer functions         4           7.         Main state machine description         14         18.7         17.2         Electrical characteristics         4           7.2         Simplified functional state diagram         15         18.1         CAN Diprizance         5  | 2      | Features and benefits                     | 3  | 16.1.3   |                            |    |
| 4  | 3      |   |    | 16.2     |                            |    |
| A1   | 4      |   |    | 16.2.1   | HVIO1 used as input        | 43 |
| Part numbers list  | 4.1    |   |    | 16.2.2   | • /                        |    |
| 5 Block diagram         7         16.3         INTB         4           5.1         Internal block diagram         8         16.3.1         Interrupts and wake-up events           5.2         Simplified application diagram         9         1         16.3         Interrupts and wake-up events           6.6         Pinning information         11         17         2         16.3         Electrical characteristics         4           6.1         Pinning         11         17.1         Cannection of unused pins         12         17.2         Time functions         4           6.2.1         Connection of unused pins         12         17.2         Calibration procedure         4           7.1         Main state machine description         14         17.3         Electrical characteristics         4           7.2         Simplified functional state diagram         15         18.1         CAN Dr b transceiver         5           7.2         Simplified functional state diagram         16         18.1.1         CAN operating modes         5           7.5         Debug and OTP modes         18         18.1.1.1         CAN Wake-capable mode         5           7.5.1         Electrical characteristics         18         18.1.1.2         CAN   | 4.2    |   |    |          |                            |    |
| 5.1         Internal block diagram         8         163.1         Interrupts and wake-up events management         4           6.1         Pinning Information         11         16.3.2         Electrical characteristics         4           6.1         Pinning         11         17.2         Long duration timer (LDT)         4           6.2         Pin description         11         17.1         Calibration procedure         4           6.2.1         Connection of unused pins         12         17.2         Timer functions         4           7.1         Main state machine description         14         18.7         Punctional description         14         18.7         Physical layer         5           7.2         Simplified functional state diagram         15         18.1         CAN Potrasceiver         5           7.3         INIT state machine         16         18.1.1         CAN Potrasceiver         5           7.5         Debug and OTP modes         18         18.1.1.1         CAN Wake-capable mode         5           7.5         Electrical characteristics         18         18.1.1.2         CAN Vake value         5           7.7         Best of supply (BOS)         18         18.1.1.5         CAN Active mode  |        |   |    |          |                            |    |
| 5.2         Simplified application diagram         9         management         4           6         Pinning information         11         16.3.2         Electrical characteristics         4           6.1         Pinning         11         17.         Calibration procedure         4           6.2.1         Connection of unused pins         12         17.2         Timer functions         4           7.         Main state machine description         14         18.9         Physical Jayer         5           7.2         Simplified functional state diagram         15         18.1         CAN FD transceiver         5           7.3         INIT state machine         16         18.1.1         CAN FD transceiver         5           7.4         Power sequencing         16         18.1.1.1         CAN Off mode         5           7.5         Debug and OTP modes         18         18.1.1.2         CAN Wake-capable mode         5           7.5         Electrical characteristics         18         18.1.1.1         CAN Wake-capable mode         5           7.6         McU programming         18         18.1.1.1         CAN Vake-capable mode         5           7.5         Ilectrical characteristics         18 <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td></th<>                                   |        |   |    |          |                            |    |
| 6   Pinning information         11         16.3   Electrical characteristics         4           6.1   Pinning         11         17         Long duration timer (LDT)         4           6.2   Pin description         11         17.1   Calibration procedure         4           7   Functional description         14         17.3   Electrical characteristics         4           7.1   Main state machine description         14         18   Physical layer         5           7.2   Simplified functional state diagram         15         18.1   CAN perating modes         5           7.3   INIT state machine         16         18.1.1   CAN off mode         5           7.4   Power sequencing         16         18.1.1.1   CAN off mode         5           7.5   Debug and OTP modes         18   81.1.1.2   CAN Wake-capable mode         5           7.5   Electrical characteristics         18   81.1.1.4   CAN Listen-only mode         5           7.6   MCD programming         18   81.1.1   CAN Listen-only mode         5           7.7   Best of supply (BOS)         18   81.1.2   CAN Active mode         5           7.7.1   Functional description         18   18.1.2   Can Vactive mode         5           8   Limiting values         21   9.2   Watchdog selection         5           8   Limiting values         21   9.2       | -      |   |    | 10.0.1   |                            | 44 |
| Pinning  | -      |   |    | 1632     | Flectrical characteristics | ΔF |
| 1  |        |   |    |          |                            |    |
| 6.2.1         Connection of unused pins         12         17.2         Timer functions         4           7         Functional description         14         17.3         Electrical characteristics         4           7.1         Main state machine description         14         18         Physical layer         5           7.2         Simplified functional state diagram         15         18.1         CAN Operating modes         5           7.3         INIT state machine         16         18.1.1.1         CAN operating modes         5           7.4         Power sequencing         16         18.1.1.2         CAN Wake-capable mode         5           7.5         Debug and OTP modes         18         18.1.1.2         CAN Wake-capable mode         5           7.5         Debug and OTP modes         18         18.1.1.1         CAN Avake-up         5           7.6         MCU programming         18         18.1.1.1         CAN Avake-up         5           7.6         MCU programming         18         18.1.1.5         CAN Avake up         5           7.7         Best of supply (BOS)         18         18.1.1.5         CAN Avakeup         5           7.7.1         Functional description         18  |        |   |    |          |                            |    |
| 7 Functional description         14         17.3         Electrical characteristics         4           7.1 Main state machine description         14         18         Physical layer         5           7.2 Simplified functional state diagram         15         18.1         CAN FD transceiver         5           7.4 Power sequencing         16         18.1.1         CAN oper faulting modes         5           7.5 Debug and OTP modes         18         18.1.1.2         CAN Wake-capable mode         5           7.5.1 Electrical characteristics         18         18.1.1.3         CAN wake up         5           7.6 MCU programming         18         18.1.1.5         CAN Active mode         5           7.7 Best of supply (BOS)         18         18.1.1.5         CAN Active mode         5           7.7.1 Functional description         18         18.1.2         Electrical characteristics         5           8 Limiting values         21         19.1         Functional description         5           8 Limiting values         21         19.2         Watchdog         5           9 Static characteristics         23         192.1.1         Window watchdog         5           10 Thermal characteristics         23         192.1.2         Window   |        |   |    |          |                            |    |
| 7.1         Main state machine description         14         18         Physical layer         5           7.2         Simplified functional state diagram         15         18.1         CAN FD transceiver         5           7.3         INIT state machine         16         18.1.1         CAN off mode         5           7.5         Debug and OTP modes         18         18.1.1.2         CAN Wake-capable mode         5           7.5         Debug and OTP modes         18         18.1.1.3         CAN wake up         5           7.6         MCU programming         18         18.1.1.4         CAN Listen-only mode         5           7.6         MCU programming         18         18.1.1.4         CAN Active mode         5           7.7         Best of supply (BOS)         18         18.1.1.5         CAN Active mode         5           7.7.1         Functional description         18         18.1.2         Electrical characteristics         5           8         Limiting values         21         19.2         Watchdog         5           9         Static characteristics         22         19.2.1         Watchdog         5           10         Thermal characteristics         23         19.2.1   |        |   |    |          |                            |    |
| 1.   Simplified functional state diagram   15   18.1   CAN FD transceiver   5   5   7.3   INIT state machine   16   18.1.1   CAN operating modes   5   5   5   5   5   5   5   5   5   | -      |   |    |          |                            |    |
| 7.3   INIT state machine   |        |   |    |          |                            |    |
| 7.4         Power sequencing         16         18.11.1 CAN off mode         5           7.5         Debug and OTP modes         18         18.11.2 CAN Wake-capable mode         5           7.5.1         Electrical characteristics         18         18.11.3 CAN wake up         5           7.6         MCU programming         18         18.11.1 CAN Listen-only mode         5           7.7         Best of supply (BOS)         18         18.11.2 CAN Active mode         5           7.7.1         Functional description         18         18.1.2 Electrical characteristics         5           7.7.2         Best of supply (BOS) electrical         19         19.1 Functional description         5           8         Limiting values         21         19.1 Functional description         5           8         Limiting values         21         19.2 Watchdog         5           9         Static characteristics         22         19.2.1 Timeout watchdog         5           10         Thermal characteristics         23         19.2.1.1 Timeout watchdog         5           11         Application information         24         19.2.1.2 Watchdog selection         5           12         EMC compliancy         25         19.2.3         Watchdog  |        |   |    |          |                            |    |
| 7.5         Debug and OTP modes         18         18.1.1.2         CAN wake-capable mode         5           7.6         Electrical characteristics         18         18.1.1.3         CAN wake up         5           7.6         MCU programming         18         18.1.1.4         CAN Listen-only mode         5           7.7         Best of supply (BOS)         18         18.1.1.5         CAN Active mode         5           7.7.1         Functional description         18         18.1.2         Electrical characteristics         5           8 Limiting values         21         19.2         Watchdog         5           8 Limiting values         21         19.2         Watchdog         5           9 Static characteristics         22         19.2.1         Watchdog selection         5           10 Thermal characteristics         23         19.2.1.1         Timeout watchdog         5           11 Application information         24         19.2.2         Watchdog selection         5           12 EMC compliancy         25         19.2.2         Watchdog error counter         5           13 Operating range and current consumption         26         19.2.3         Watchdog error counter         6           13.2 Operating ran   |        |   |    |          |                            |    |
| 7.5.1   Electrical characteristics   |        |   |    |          |                            |    |
| 7.6         MCU programming         18         18.1.1.4         CAN Listen-only mode         5           7.7         Best of supply (BOS)         18         18.1.1.5         CAN Active mode         5           7.7.1         Functional description         18         18.1.2         Electrical characteristics         5           7.7.2         Best of supply (BOS) electrical characteristics         19         Safety         5           8         Limiting values         21         19.2         Watchdog         5           9         Static characteristics         22         19.2.1         Watchdog end         5           10         Thermal characteristics         23         19.2.1         Watchdog selection         5           11         Application information         24         19.2.2         Watchdog error counter         5           12         EMC compliancy         25         19.2.2         Watchdog error impact         6           13.1         Supply voltage         26         19.2.4         Watchdog error counter         6           13.2         Operating range         27         19.2.5         Watchdog error impact         6           13.3         Current consumption         28         19.3  | -      |   |    |          |                            |    |
| 7.7         Best of supply (BOS)         18         18.1.1.5         CAN Active mode         5           7.7.1         Functional description         18         18.1.2         Electrical characteristics         5           7.7.2         Best of supply (BOS) electrical characteristics         19         19.1         Functional description         5           8         Limiting values         21         19.2         Watchdog         5           9         Static characteristics         22         19.2.1         Watchdog selection         5           10         Thermal characteristics         23         19.2.1.1         Timeout watchdog         5           11         Application information         24         19.2.1.2         Watchdog error counter         5           12         EMC compliancy         25         19.2.2         Watchdog error counter         5           13         Operating range and current consumption         26         19.2.3         Watchdog error counter         6           13.1         Supply voltage         26         19.2.4         Watchdog error mact         6           13.2         Operating range         27         19.2.5         Watchdog error mact         6           13.2         Operating  |        |   |    |          |                            |    |
| 7.7.1         Functional description         18         18.1.2         Electrical characteristics         5           7.7.2         Best of supply (BOS) electrical characteristics         19         Safety         5           8         Limiting values         21         19.2         Watchdog         5           9         Static characteristics         22         19.2.1         Watchdog selection         5           10         Thermal characteristics         23         19.2.1.1         Timeout watchdog         5           11         Application information         24         19.2.1.2         Window watchdog         5           12         EMC compliancy         25         19.2.2         Watchdog error counter         5           13         Operating range and current consumption         26         19.2.4         Watchdog error counter         6           13.1         Supply voltage         26         19.2.4         Watchdog error impact         6           13.2         Operating range         27         19.2.5         Watchdog electrical characteristics         6           13.3         Current consumption         28         19.3         Voltage supervisor         6           14.1         V1 HVBUCK: High-voltage buck regulato   |        |   |    |          |                            |    |
| 7.7.2         Best of supply (BOS) electrical characteristics         19         Safety         5           8         Limiting values         21         19.1         Functional description         5           9         Static characteristics         22         19.2.1         Watchdog         5           10         Thermal characteristics         23         19.2.1.1         Timeout watchdog         5           11         Application information         24         19.2.1.2         Watchdog selection         5           12         EMC compliancy         25         19.2.2         Watchdog error counter         5           13         Operating range and current consumption         26         19.2.3         Watchdog error counter         6           13.1         Supply voltage         26         19.2.4         Watchdog refresh counter         6           13.2         Operating range         27         19.2.5         Watchdog refresh counter         6           13.3         Current consumption         28         19.3.2         Vatchdog error counter         6           13.3         Current consumption         28         19.3.2         Watchdog error impact         6           14.1         V1 HVBUCK: High-voltage buck regulator <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>                        |        |   |    |          |                            |    |
| 8         Limiting values         21         19.2         Watchdog         5           9         Static characteristics         22         19.2.1         Watchdog selection         5           10         Thermal characteristics         23         19.2.1.1         Timeout watchdog         5           11         Application Information         24         19.2.1.2         Window watchdog         5           12         EMC compliancy         25         19.2.2         Watchdog error counter         5           13         Operating range and current consumption         26         19.2.3         Watchdog error counter         6           13.1         Supply voltage         26         19.2.4         Watchdog electrical characteristics         6           13.2         Operating range         27         19.2.5         Watchdog electrical characteristics         6           13.3         Current consumption         28         19.3         Voltage supervisor         6           14.1         Power management         29         19.3.1         VOMON (VMON_EXT) monitoring         6           14.1.1         Functional description         29         19.3.2         VxMON monitoring (x = 1, 3)         6           14.1.2         Applic  |        |   |    |          |                            |    |
| 8         Limiting values         21         19.2         Watchdog         5           9         Static characteristics         22         19.2.1         Watchdog selection         5           10         Thermal characteristics         23         19.2.1.1         Timeout watchdog         5           11         Application Information         24         19.2.1.2         Window watchdog         5           12         EMC compliancy         25         19.2.2         Watchdog error counter         5           13         Operating range and current consumption         26         19.2.3         Watchdog error counter         6           13.1         Supply voltage         26         19.2.4         Watchdog electrical characteristics         6           13.2         Operating range         27         19.2.5         Watchdog electrical characteristics         6           13.3         Current consumption         28         19.3         Voltage supervisor         6           14.1         Power management         29         19.3.1         VOMON (VMON_EXT) monitoring         6           14.1.1         Functional description         29         19.3.2         VxMON monitoring (x = 1, 3)         6           14.1.2         Applic  | 7.7.2  | Best of supply (BOS) electrical           |    | 19       |                            |    |
| 9         Static characteristics         22         19.2.1         Watchdog selection         5           10         Thermal characteristics         23         19.2.1.1         Timeout watchdog         5           11         Application information         24         19.2.1.2         Window watchdog         5           12         EMC compliancy         25         19.2.2         Watchdog error counter         5           13         Operating range and current consumption         26         19.2.3         Watchdog error impact         6           13.1         Supply voltage         26         19.2.4         Watchdog electrical characteristics         6           13.2         Operating range         27         19.2.5         Watchdog electrical characteristics         6           13.3         Current consumption         28         19.3         Voltage supervisor         6           14         Power management         29         19.3.1         V0MON (WMON EXT) monitoring         6           14.1         V 1 HVBUCK: High-voltage buck regulator         29         19.3.2         VxMON monitoring (x = 1, 3)         6           14.1.1         Functional description         29         19.3.2         VxMON monitoring (x = 1, 3)         6 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>       |        |   |    |          |                            |    |
| 10         Thermal characteristics         23         19.2.1.1         Timeout watchdog         5           11         Application information         24         19.2.1.2         Window watchdog         5           12         EMC compliancy         25         19.2.2         Watchdog error counter         5           13         Operating range and current consumption         26         19.2.3         Watchdog error impact         6           13.1         Supply voltage         26         19.2.4         Watchdog error impact         6           13.2         Operating range         27         19.2.5         Watchdog error impact         6           13.3         Current consumption         28         19.3         Voltage supervisor         6           14         Power management         29         19.3.1         VOMON (MON) EXT) monitoring         6           14.1         V1 HVBUCK: High-voltage buck regulator         29         19.3.2         VxMON monitoring (x = 1, 3)         6           14.1.1         Functional description         29         19.3.3         VxMON deglitch time         6           14.1.3         Description         30         19.3.5         VxMON deglitch time         6           14.1.3.1         D  | 8      |   |    | 19.2     |                            |    |
| 11         Application information         24         19.2.1.2         Window watchdog         5           12         EMC compliancy         25         19.2.2         Watchdog error counter         5           13         Operating range and current consumption         26         19.2.4         Watchdog error impact         6           13.1         Supply voltage         26         19.2.4         Watchdog error impact         6           13.2         Operating range         27         19.2.5         Watchdog electrical characteristics         6           13.3         Current consumption         28         19.3         Voltage supervisor         6           14.1         Power management         29         19.3.1         VoMON (VMON EXT) monitoring         6           14.1.1         Functional description         29         19.3.2         VxMON monitoring (x = 1, 3)         6           14.1.1         Functional description         29         19.3.3         VxMON deglitch time         6           14.1.3         Description         30         19.3.4         VxMON deglitch time         6           14.1.3.1         Description         30         19.3.5         VxMON safety reaction (impact)         6           14.1.3.2  | 9      | Static characteristics                    | 22 | 19.2.1   | Watchdog selection         | 58 |
| 12         EMC compliancy         .25         19.2.2         Watchdog error counter         .5           13         Operating range and current consumption         .26         19.2.3         Watchdog error impact         .6           13.1         Supply voltage         .26         19.2.4         Watchdog error impact         .6           13.2         Operating range         .27         19.2.5         Watchdog error impact         .6           13.3         Current consumption         .28         19.3         Voltage supervisor         .6           14         Power management         .29         19.3.1         VOMON (VMON_EXT) monitoring         .6           14.1.1         Functional description         .29         19.3.2         VxMON monitoring (x = 1, 3)         .6           14.1.2         Application schematic         .30         19.3.4         VxMON deglitch time         .6           14.1.3         Spread spectrum         .30         19.3.5         VxMON safety reaction (impact)         .6           14.1.3.1         Description         .30         19.3.5         VxMON safety reaction (impact)         .6           14.1.3.2         Triangular modulation         .30         19.3.5         VxMON agrety reaction (impact)         .6  | 10     | Thermal characteristics                   | 23 | 19.2.1.1 | Timeout watchdog           | 58 |
| 13         Operating range and current consumption         26         19.2.3         Watchdog refresh counter         6           13.1         Supply voltage         26         19.2.4         Watchdog electrical characteristics         6           13.2         Operating range         27         19.2.5         Watchdog electrical characteristics         6           13.3         Current consumption         28         19.3         Voltage supervisor         6           14         Power management         29         19.3.1         V0MON (VMON_EXT) monitoring         6           14.1         V1 HVBUCK: High-voltage buck regulator         29         19.3.2         VxMON monitoring (x = 1, 3)         6           14.1.1         Functional description         29         19.3.3         VxMON deglitch time         6           14.1.2         Application schematic         30         19.3.4         VxMON deglitch time         6           14.1.3.1         Description         30         19.3.6         V1UVLP monitoring         6           14.1.3.2         Triangular modulation         30         19.3.7         Electrical characteristics         6           14.1.3.2         Triangular modulation         30         19.3.7         Electrical characteristics         6   | 11     | Application information                   | 24 | 19.2.1.2 | Window watchdog            | 58 |
| 13.1       Supply voltage       .26       19.2.4       Watchdog error impact       .6         13.2       Operating range       .27       19.2.5       Watchdog electrical characteristics       .6         14       Power management       .29       19.3.1       VOMON (VMON_EXT) monitoring       .6         14.1       V1 HVBUCK: High-voltage buck regulator       .29       19.3.2       VxMON monitoring (x = 1, 3)       .6         14.1.1       Functional description       .29       19.3.3       VXMON UV/OV threshold       .6         14.1.2       Application schematic       .30       19.3.4       VXMON deglitch time       .6         14.1.3       Spread spectrum       .30       19.3.5       VXMON safety reaction (impact)       .6         14.1.3.1       Description       .30       19.3.5       VXMON safety reaction (impact)       .6         14.1.3.2       Triangular modulation       .30       19.3.7       Electrical characteristics       .6         14.1.3.3       Pseudo-random modulation       .30       19.3.7       Electrical characteristics       .6         14.1.5       HVBUCK efficiency       .34       19.5.1       Fault management       .6         14.1.5       HVBUCK efficiency       .34       1  | 12     |   |    | 19.2.2   | Watchdog error counter     | 59 |
| 13.1       Supply voltage       .26       19.2.4       Watchdog error impact       .6         13.2       Operating range       .27       19.2.5       Watchdog electrical characteristics       .6         14       Power management       .29       19.3.1       VOMON (VMON_EXT) monitoring       .6         14.1       V1 HVBUCK: High-voltage buck regulator       .29       19.3.2       VxMON monitoring (x = 1, 3)       .6         14.1.1       Functional description       .29       19.3.3       VXMON UV/OV threshold       .6         14.1.2       Application schematic       .30       19.3.4       VXMON deglitch time       .6         14.1.3       Spread spectrum       .30       19.3.5       VXMON safety reaction (impact)       .6         14.1.3.1       Description       .30       19.3.5       VXMON safety reaction (impact)       .6         14.1.3.2       Triangular modulation       .30       19.3.7       Electrical characteristics       .6         14.1.3.3       Pseudo-random modulation       .30       19.3.7       Electrical characteristics       .6         14.1.5       HVBUCK efficiency       .34       19.5.1       Fault management       .6         14.1.5       HVBUCK efficiency       .34       1  | 13     | Operating range and current consumption . | 26 | 19.2.3   | Watchdog refresh counter   | 60 |
| 13.2         Operating range         .27         19.2.5         Watchdog electrical characteristics         6           13.3         Current consumption         .28         19.3         Voltage supervisor         6           14         Power management         .29         19.3.1         VOMON (VMON_EXT) monitoring         6           14.1         V1 HVBUCK: High-voltage buck regulator         .29         19.3.3         VxMON monitoring (x = 1, 3)         .6           14.1.1         Functional description         .29         19.3.3         VxMON tool with time         .6           14.1.2         Application schematic         .30         19.3.4         VxMON deglitch time         .6           14.1.3         Spread spectrum         .30         19.3.5         VxMON safety reaction (impact)         .6           14.1.3.1         Description         .30         19.3.6         V1UVLP monitoring         .6           14.1.3.2         Triangular modulation         .30         19.3.6         V1UVLP monitoring         .6           14.1.3.3         Pseudo-random modulation         .30         19.3.6         V1UVLP monitoring         .6           14.1.4         Electrical characteristics         .31         19.5         Fault management         .6   | 13.1   |   |    | 19.2.4   | Watchdog error impact      | 61 |
| 13.3         Current consumption         28         19.3         Voltage supervisor         6           14         Power management         29         19.3.1         V0MON (VMON_EXT) monitoring         6           14.1         V1 HVBUCK: High-voltage buck regulator         29         19.3.2         VxMON monitoring (x = 1, 3)         6           14.1.1         Functional description         29         19.3.3         VxMON UV/OV threshold         6           14.1.2         Application schematic         30         19.3.4         VxMON deglitch time         6           14.1.3         Spread spectrum         30         19.3.5         VxMON safety reaction (impact)         6           14.1.3.1         Description         30         19.3.6         V1UVLP monitoring         6           14.1.3.2         Triangular modulation         30         19.3.7         Electrical characteristics         6           14.1.3.3         Pseudo-random modulation         30         19.4         External IC monitoring         6           14.1.4         Electrical characteristics         31         19.5         Fault management         6           14.2.1         HVBUCK efficiency         34         19.5.1         Fault source and reaction         6   | 13.2   |   |    | 19.2.5   |                            |    |
| 14         Power management         29         19.3.1         V0MON (VMON_EXT) monitoring         6           14.1         V1 HVBUCK: High-voltage buck regulator         29         19.3.2         VxMON monitoring (x = 1, 3)         6           14.1.1         Functional description         29         19.3.3         VxMON UV/OV threshold         6           14.1.2         Application schematic         30         19.3.4         VxMON deglitch time         6           14.1.3         Spread spectrum         30         19.3.5         VxMON safety reaction (impact)         6           14.1.3.1         Description         30         19.3.6         V1UVLP monitoring         6           14.1.3.2         Triangular modulation         30         19.3.7         Electrical characteristics         6           14.1.3.3         Pseudo-random modulation         30         19.4         External IC monitoring         6           14.1.3.1         Electrical characteristics         31         19.5         Fault management         6           14.1.4         Electrical characteristics         31         19.5         Fault management         6           14.2.1         Functional description         36         19.5.1         Fault source and reaction         6 <td>13.3</td> <td></td> <td></td> <td>19.3</td> <td></td> <td></td> | 13.3   |   |    | 19.3     |                            |    |
| 14.1       V1 HVBUCK: High-voltage buck regulator       29       19.3.2       VxMON monitoring (x = 1, 3)       6         14.1.1       Functional description       29       19.3.3       VxMON UV/OV threshold       6         14.1.2       Application schematic       30       19.3.4       VxMON deglitch time       6         14.1.3       Spread spectrum       30       19.3.5       VxMON safety reaction (impact)       6         14.1.3.1       Description       30       19.3.6       V1UVLP monitoring       6         14.1.3.2       Triangular modulation       30       19.3.7       Electrical characteristics       6         14.1.3.3       Pseudo-random modulation       30       19.3.7       Electrical characteristics       6         14.1.3.3       Pseudo-random modulation       30       19.3.7       Electrical characteristics       6         14.1.3.3       Pseudo-random modulation       30       19.3.7       Electrical characteristics       6         14.1.4       Electrical characteristics       31       19.5       Fault management       6         14.1.5       HVBUCK efficiency       34       19.5.1       Fault error counter       6         14.2.1       Functional description       36       19.5.  | 14     |   |    | 19.3.1   |                            |    |
| 14.1.1       Functional description       29       19.3.3       VxMON UV/OV threshold       6         14.1.2       Application schematic       30       19.3.4       VxMON deglitch time       6         14.1.3       Spread spectrum       30       19.3.5       VxMON safety reaction (impact)       6         14.1.3.1       Description       30       19.3.6       V1UVLP monitoring       6         14.1.3.2       Triangular modulation       30       19.3.7       Electrical characteristics       6         14.1.3.3       Pseudo-random modulation       30       19.3.7       Electrical characteristics       6         14.1.4       Electrical characteristics       31       19.5       Fault management       6         14.1.5       HVBUCK efficiency       34       19.5.1       Fault error counter       6         14.2.1       Functional description       36       19.5.2       Fault source and reaction       6         14.2.1       Functional description       36       19.5.2       Fault source and reaction       6         14.2.2       Application schematic       36       19.5.3       Fail-safe mode       6         14.2.1       Functional description       36       19.6       RSTB, LIMPO   | 14.1   |   |    | 19.3.2   |                            |    |
| 14.1.2       Application schematic       30       19.3.4       VxMON deglitch time       6         14.1.3       Spread spectrum       30       19.3.5       VxMON safety reaction (impact)       6         14.1.3.1       Description       30       19.3.6       V1UVLP monitoring       6         14.1.3.2       Triangular modulation       30       19.3.7       Electrical characteristics       6         14.1.3.3       Pseudo-random modulation       30       19.4       External IC monitoring       6         14.1.4       Electrical characteristics       31       19.5       Fault management       6         14.1.5       HVBUCK efficiency       34       19.5.1       Fault error counter       6         14.2.1       Functional description       36       19.5.2       Fault source and reaction       6         14.2.1       Functional description       36       19.5.3       Fail-safe mode       6         14.2.2       Application schematic       36       19.6       RSTB, LIMPO       7         15.2       AMUX: Analog multiplexer       38       19.6.1       RSTB       7         15.1       Functional description       38       19.6.2       LIMPO as a safety output release       7 <td>14.1.1</td> <td></td> <td></td> <td></td> <td></td> <td></td>   | 14.1.1 |   |    |          |                            |    |
| 14.1.3       Spread spectrum       30       19.3.5       VxMON safety reaction (impact)       6         14.1.3.1       Description       30       19.3.6       V1UVLP monitoring       6         14.1.3.2       Triangular modulation       30       19.3.7       Electrical characteristics       6         14.1.3.3       Pseudo-random modulation       30       19.4       External IC monitoring       6         14.1.4       Electrical characteristics       31       19.5       Fault management       6         14.1.5       HVBUCK efficiency       34       19.5.1       Fault error counter       6         14.2       V3 HVLDO: High-voltage linear regulator       36       19.5.2       Fault source and reaction       6         14.2.1       Functional description       36       19.5.3       Fail-safe mode       6         14.2.2       Application schematic       36       19.6       RSTB, LIMPO       7         14.2.3       Electrical characteristics       37       19.6.1       RSTB       LIMPO       3         15.1       Functional description       38       19.6.2       LIMPO as a safety output release       7         15.1       Functional description       38       19.6.2       LIMPO as a  | 14.1.2 |   |    |          |                            |    |
| 14.1.3.1       Description       30       19.3.6       V1UVLP monitoring       6         14.1.3.2       Triangular modulation       30       19.3.7       Electrical characteristics       6         14.1.3.3       Pseudo-random modulation       30       19.4       External IC monitoring       6         14.1.4       Electrical characteristics       31       19.5       Fault management       6         14.1.5       HVBUCK efficiency       34       19.5.1       Fault error counter       6         14.2       V3 HVLDO: High-voltage linear regulator       36       19.5.2       Fault source and reaction       6         14.2.1       Functional description       36       19.5.3       Fail-safe mode       6         14.2.2       Application schematic       36       19.6       RSTB, LIMPO       7         14.2.3       Electrical characteristics       37       19.6.1       RSTB       7         15       AMUX: Analog multiplexer       38       19.6.2       LIMPO as a safety output       7         15.1       Functional description       38       19.6.3       LIMPO as a GPO       7         15.2       AMUX: schematic diagram       38       19.6.4       LIMPO as a GPO       7  |        |   |    |          |                            |    |
| 14.1.3.2       Triangular modulation       30       19.3.7       Electrical characteristics       6         14.1.3.3       Pseudo-random modulation       30       19.4       External IC monitoring       6         14.1.4       Electrical characteristics       31       19.5       Fault management       6         14.1.5       HVBUCK efficiency       34       19.5.1       Fault error counter       6         14.2       V3 HVLDO: High-voltage linear regulator       36       19.5.2       Fault source and reaction       6         14.2.1       Functional description       36       19.5.3       Fail-safe mode       6         14.2.2       Application schematic       36       19.6       RSTB, LIMPO       7         14.2.3       Electrical characteristics       37       19.6.1       RSTB       7         15       AMUX: Analog multiplexer       38       19.6.2       LIMPO as a safety output       7         15.1       Functional description       38       19.6.3       LIMPO as a GPO       7         15.2       AMUX: schematic diagram       38       19.6.4       LIMPO as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       7 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>   |        |   |    |          |                            |    |
| 14.1.3.3       Pseudo-random modulation       30       19.4       External IC monitoring       6         14.1.4       Electrical characteristics       31       19.5       Fault management       6         14.1.5       HVBUCK efficiency       34       19.5.1       Fault error counter       6         14.2       V3 HVLDO: High-voltage linear regulator       36       19.5.2       Fault source and reaction       6         14.2.1       Functional description       36       19.5.3       Fail-safe mode       6         14.2.2       Application schematic       36       19.6       RSTB, LIMPO       7         14.2.3       Electrical characteristics       37       19.6.1       RSTB       7         15       AMUX: Analog multiplexer       38       19.6.2       LIMPO as a safety output       7         15.1       Functional description       38       19.6.3       LIMPO as a GPO       7         15.2       AMUX schematic diagram       38       19.6.4       LIMPO as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       7 <td></td> <td></td> <td></td> <td></td> <td>•</td> <td></td>   |        |   |    |          | •                          |    |
| 14.1.4       Electrical characteristics       31       19.5       Fault management       6         14.1.5       HVBUCK efficiency       34       19.5.1       Fault error counter       6         14.2       V3 HVLDO: High-voltage linear regulator       36       19.5.2       Fault source and reaction       6         14.2.1       Functional description       36       19.5.3       Fail-safe mode       6         14.2.2       Application schematic       36       19.6       RSTB, LIMPO       7         14.2.3       Electrical characteristics       37       19.6.1       RSTB       7         15       AMUX: Analog multiplexer       38       19.6.2       LIMPO as a safety output       7         15.1       Functional description       38       19.6.3       LIMPO as a safety output release       7         15.2       AMUX schematic diagram       38       19.6.4       LIMPO as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       7         16       I/O interface pins       40       19.9       Clock monitoring       7 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>  |        |   |    |          |                            |    |
| 14.1.5       HVBUCK efficiency       34       19.5.1       Fault error counter       6         14.2       V3 HVLDO: High-voltage linear regulator       36       19.5.2       Fault source and reaction       6         14.2.1       Functional description       36       19.5.3       Fail-safe mode       6         14.2.2       Application schematic       36       19.6       RSTB, LIMPO       7         14.2.3       Electrical characteristics       37       19.6.1       RSTB       7         15       AMUX: Analog multiplexer       38       19.6.2       LIMPO as a safety output       7         15.1       Functional description       38       19.6.3       LIMPO as a safety output release       7         15.2       AMUX schematic diagram       38       19.6.4       LIMPO as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       7         16       I/O interface pins       40       19.9       Clock monitoring       7         16.1       WAKE2/HID0, WAKE3/HID1       40       20       MCU communication       7 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>   |        |   |    |          |                            |    |
| 14.2       V3 HVLDO: High-voltage linear regulator       36       19.5.2       Fault source and reaction       6         14.2.1       Functional description       36       19.5.3       Fail-safe mode       6         14.2.2       Application schematic       36       19.6       RSTB, LIMPO       7         14.2.3       Electrical characteristics       37       19.6.1       RSTB       7         15       AMUX: Analog multiplexer       38       19.6.2       LIMPO as a safety output       7         15.1       Functional description       38       19.6.3       LIMPO as a safety output release       7         15.2       AMUX schematic diagram       38       19.6.4       LIMPO as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       7         16       I/O interface pins       40       19.9       Clock monitoring       7         16.1       WAKE2/HID0, WAKE3/HID1       40       20       MCU communication       7  |        |   |    |          |                            |    |
| 14.2.1       Functional description       36       19.5.3       Fail-safe mode       6         14.2.2       Application schematic       36       19.6       RSTB, LIMPO       7         14.2.3       Electrical characteristics       37       19.6.1       RSTB       7         15       AMUX: Analog multiplexer       38       19.6.2       LIMPO as a safety output       7         15.1       Functional description       38       19.6.3       LIMPO as a safety output release       7         15.2       AMUX schematic diagram       38       19.6.4       LIMPO as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       7         16       I/O interface pins       40       19.9       Clock monitoring       7         16.1       WAKE2/HID0, WAKE3/HID1       40       20       MCU communication       7   |        |   |    |          |                            |    |
| 14.2.2       Application schematic       36       19.6       RSTB, LIMPO       7         14.2.3       Electrical characteristics       37       19.6.1       RSTB       7         15       AMUX: Analog multiplexer       38       19.6.2       LIMPO as a safety output       7         15.1       Functional description       38       19.6.3       LIMPO as a safety output release       7         15.2       AMUX schematic diagram       38       19.6.4       LIMPO as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       7         16       I/O interface pins       40       19.9       Clock monitoring       7         16.1       WAKE2/HID0, WAKE3/HID1       40       20       MCU communication       7  |        |   |    |          |                            |    |
| 14.2.3       Electrical characteristics       37       19.6.1       RSTB       7         15       AMUX: Analog multiplexer       38       19.6.2       LIMP0 as a safety output       7         15.1       Functional description       38       19.6.3       LIMP0 as a safety output release       7         15.2       AMUX schematic diagram       38       19.6.4       LIMP0 as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       7         16       I/O interface pins       40       19.9       Clock monitoring       7         16.1       WAKE2/HID0, WAKE3/HID1       40       20       MCU communication       7   |        |   |    |          |                            |    |
| 15       AMUX: Analog multiplexer       38       19.6.2       LIMP0 as a safety output       7         15.1       Functional description       38       19.6.3       LIMP0 as a safety output release       7         15.2       AMUX schematic diagram       38       19.6.4       LIMP0 as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       7         16       I/O interface pins       40       19.9       Clock monitoring       7         16.1       WAKE2/HID0, WAKE3/HID1       40       20       MCU communication       7  |        |   |    |          |                            |    |
| 15.1       Functional description       38       19.6.3       LIMP0 as a safety output release       7         15.2       AMUX schematic diagram       38       19.6.4       LIMP0 as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       7         16       I/O interface pins       40       19.9       Clock monitoring       7         16.1       WAKE2/HID0, WAKE3/HID1       40       20       MCU communication       7   |        |   |    |          |                            |    |
| 15.2       AMUX schematic diagram       38       19.6.4       LIMP0 as a GPO       7         15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       .7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       .7         16       I/O interface pins       .40       19.9       Clock monitoring       .7         16.1       WAKE2/HID0, WAKE3/HID1       .40       20       MCU communication       .7  |        |   |    |          |                            |    |
| 15.3       Channel selection       38       19.7       Analog built-in self-test (ABIST)       .7         15.4       Electrical characteristics       39       19.8       Cyclic CRC check       .7         16       I/O interface pins       .40       19.9       Clock monitoring       .7         16.1       WAKE2/HID0, WAKE3/HID1       .40       20       MCU communication       .7   |        |   |    |          |                            |    |
| 15.4       Electrical characteristics       39       19.8       Cyclic CRC check       7         16       I/O interface pins       40       19.9       Clock monitoring       7         16.1       WAKE2/HID0, WAKE3/HID1       40       20       MCU communication       7  |        |   |    |          |                            |    |
| 16         I/O interface pins         40         19.9         Clock monitoring         7           16.1         WAKE2/HID0, WAKE3/HID1         40         20         MCU communication         7   |        |   |    |          |                            |    |
| 16.1 WAKE2/HID0, WAKE3/HID1 <b>40 20 MCU communication</b>   |        |   |    |          |                            |    |
|  |        |   |    |          |                            |    |
| 16.1.1 WAKE feature40 20.1 SPI communication7  |        |   |    |          |                            |    |
|  | 16.1.1 | WAKE feature                              | 40 | 20.1     | SPI communication          | 74 |

FS2400

26

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

| 20.1.1                 | Cyclic redundant check75                   |  |
|------------------------|--|--|
| 20.1.2                 | Electrical characteristics                 |  |
| 21                     | Register mapping78                         |  |
| 22                     | Main register mapping80                    |  |
| 22.1                   | M_DEV_CFG80                                |  |
| 22.2                   | M_DEV_PROG_ID80                            |  |
| 22.3                   | M GEN FLAG81                               |  |
| 22.4                   | M_STATUS82                                 |  |
| 22.5                   | M SYS CFG84                                |  |
| 22.6                   | M_SYS1_CFG85                               |  |
| 22.7                   | M REG CTRL87                               |  |
| 22.8                   | M_REG2_CTRL88                              |  |
| 22.9                   | M REG FLG89                                |  |
| 22.9                   | M REG MSK91                                |  |
| 22.10                  |  |  |
| 22.11                  | M_REG1_FLG93<br>M_REG1_MSK93               |  |
| 22.12                  |  |  |
|                        | M_IO_CTRL94                                |  |
| 22.14                  | M_IO_TIMER_FLG95                           |  |
| 22.15                  | M_IO_TIMER_MSK96                           |  |
| 22.16                  | M_VSUP_COM_FLG96                           |  |
| 22.17                  | M_VSUP_COM_MSK97                           |  |
| 22.18                  | M_IOWU_CFG98                               |  |
| 22.19                  | M_IOWU_EN                                  |  |
| 22.20                  | M_IOWU_FLG                                 |  |
| 22.21                  | M_WU1_EN101                                |  |
| 22.22<br>22.23         | M_WU1_FLG102                               |  |
| 22.23                  | M_AMUX_CTRL                                |  |
|                        | M_LDT_CFG1104                              |  |
| 22.25                  | M_LDT_CFG2105<br>M_LDT_CFG3105             |  |
| 22.26<br>22.27         | M LDT CTRL106                              |  |
| 22.28                  | M_CAN                                      |  |
| 22.20                  | M_CAN MSK                                  |  |
| 22.29                  |  |  |
| 22.30                  | M_MEMORY0109                               |  |
| 22.31                  | M_MEMORY1109                               |  |
| 22.32<br><b>23</b>     | M_HW_ID110 Fail-safe register mapping112   |  |
| 23.1                   | FS I OVUV CFG1112                          |  |
| 23.1                   |  |  |
| 23.2                   | FS_I_OVUV_CFG2112 FS_I_ERRMON_LIMP0_CFG114 |  |
| 23.4                   | FS I FSSM CFG115                           |  |
| 23.5                   | FS_I_WD_CFG116                             |  |
| 23.6                   | FS WDW CFG                                 |  |
| 23.7                   | FS_WD_TOKEN119                             |  |
| 23.8                   | FS_WD_TOKEN13<br>FS_WD_ANSWER120           |  |
| 23.9                   | FS_LIMP0_REL120                            |  |
| 23.10                  | FS_ABIST121                                |  |
| 23.10                  | FS SAFETY OUTPUTS                          |  |
| 23.11                  | FS_SAFETY_OUTPUTS122<br>FS_SAFETY_FLG124   |  |
| 23.12                  | FS_SAFETY_FLG124 FS_CRC125                 |  |
| 23.13<br><b>24</b>     | OTP bits description126                    |  |
| 24.1                   | Main OTP overview                          |  |
| 24.1                   | Main OTP bits description                  |  |
| 24.2                   | Fail-safe OTP overview                     |  |
| 24.3<br>24.4           | Fail-safe OTP bits description             |  |
| 2 <del>4.4</del><br>25 | Package outline 149                        |  |

Legal information ......157

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.