# FS23 data sheet

Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

Rev. 4 — 15 September 2023

Product data sheet CONFIDENTIAL

### **Document information**

Information	Content
Keywords	FS23, system basis chip (SBC), pin-to-pin, software compatible, low dropout (LDO), DC-DC, quality management (QM), automotive safety integrity level (ASIL) B
Abstract	The FS23 SBC offers an expandable family of devices that is pin-to-pin and software compatible. It is scalable from the LDO version to the DC-DC version, as well as from QM to ASIL B.




## 1 General description

The FS23 SBC offers an expandable family of devices that is pin-to-pin and software compatible. The FS23 SBC is scalable from the linear voltage regulator version to the DC-DC regulator version, as well as from QM to ASIL B. The FS23 SBC includes CAN and LIN transceivers, along with a number of system and safety features for the latest generation of automotive electronic control units (ECU).

The FS23 SBC provides a high level of integration in order to optimize the bill of material (BOM) cost for the body and comfort market.

The FS23 device is highly flexible. It is suitable for S32K processor-based applications, as well as multi-vendor processors because of its high level of flexibility.

Several device versions are available, offering choice in output-voltage settings, operating frequency, power-up sequencing, and inputs/outputs configuration to address multiple applications.



### 2 Features and benefits

#### **Operating modes**

- · Normal mode with all power management and functional safety features available
- Stop mode: Low-power OFF mode with multiple wake-up sources (LPOFF)
- Standby mode: Low-power ON mode with HVBUCK or HVLDO1 active and multiple wake-up sources (LPON)

#### **Power management**

- HVBUCK: Synchronous buck converter with integrated FETs. Configurable Normal mode output voltage and LPON mode output voltage (3.3 V or 5.5 V). Output DC current capability of 400 mA in Normal mode, and 100 mA current capability in Low-power ON mode
- HVLDO1: High-voltage LDO instead of the HVBUCK for MCU supply with selectable output voltage (3.3 V or 5.5 V) and up to 100 mA DC current capability with internal PMOS and 250 mA with external PNP
- HVLDO2: High-voltage LDO regulator for system loads, with optional external protection for off-board sensors, selectable output voltage (3.3 V or 5.0 V) and up to 100 mA DC current capability
- HVLDO3: High-voltage LDO regulator for CAN FD block supply or other with selectable output voltage (3.3 V or 5.0 V) and up to 150 mA current capability

#### System features

- One CAN FD supporting up to 2 Mbps communication following ISO 11898-2:2016 and SAE J2284 standards
- One LIN following LIN 2.2, ISO 17987-4 and SAE-J2602-2 standards
- Two wake-up inputs (40 V capable)
- Two high-voltage I/Os with wake-up capability (40 V capable)
- Up to four low-voltage I/Os with wake-up capability
- Four configurable high-side drivers with 150 mA drive capability, to supply LEDs or enable external devices (INH), and cyclic-sense capability
- Multiple wake-up sources: WAKE pins, HVIO pins, LVIO pins, CAN FD, LIN or dedicated SPI / I<sup>2</sup>C command
- Device control via 32 bits SPI interface or via I<sup>2</sup>C interface, with CRC
- Integrated long duration timer (LDT) for system shutdown and wake-up control, programmable up to 194 days
- 16-channel analog multiplexer (AMUX) for system monitoring (temperature, battery voltage, internal voltages)

#### **Functional safety**

- Developed following ISO 26262:2018 standard to fit for ASIL B applications
- · Internal monitoring circuitry with its own reference
- · Additional input for external voltage monitoring
- · Window or timeout watchdog function to monitor the MCU failures by software
- · FCCU inputs to monitor MCU failures by hardware
- · Analog built-in self-test (ABIST) on demand
- Safety outputs (RSTB, FS0B, LIMP0 and LIMP1/2 with 1.25 Hz or 100 Hz PWM capability)

### **EMC** compliance

The FS23 EMC tests are performed according to ZVEI Generic IC EMC Test Specification version 2.1
(2017) and FMC1278 Electromagnetic Compatibility Specification for Electrical/Electronic Components and
subsystems version 3.0 (2018).

#### Configuration and enablement


- QFN48EP: QFN 48 pins with exposed pad for optimized thermal management, wettable flanks, 7 x 7 x 0.85 mm, 0.5 mm pitch, 48 pins
- One-time programmable (OTP) memory for scalability, expandability and device customization
- OTP emulation mode for system development and evaluation

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved

## 3 Simplified application diagram




## 4 Ordering information

This section describes the part numbers available to be purchased, along with their main differences. It also describes how the part number reference is built.

#### 4.1 Part numbers definition

Two FS23 part numbering types can be found: a full part number reference and a simplified part number.

Figure 3 and Figure 4 describe how the FS23 part numbers are built.







Figure 5 maps FS23 part numbers versus the selectable product features.



FS23 data sheet

### 4.2 Part numbers list

Table 1. Device segmentation

			•																		
Generic part number	V1 type	HV LDO2	HV LDO3	CAN	LIN	LDT	SPI/ I <sup>2</sup> C	AMUX	HVIOs	LVIOs	Wake pins	High- side drivers	Fit for ASIL	FS0B	LIMPx	VMON_ EXT	FCCU	Watchdog	Cyclic CRC check	RSTB 8 s timer	ABIST on demand
FS2300M	HVLDO	Yes	Yes	Yes	No	No	Yes	Yes	Yes	Yes	Yes	Yes	QM	No	Yes	No	No	Opt.	Opt.	No	No
FS2301M	HVLDO	Yes	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes	QM	No	Yes	No	No	Opt.	Opt.	No	No
FS2302M	HVLDO	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	QM	No	Yes	No	No	Opt.	Opt.	No	No
FS2303M	HVLDO	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	QM	No	Yes	No	No	Opt.	Opt.	No	No
FS2300B	HVLDO	Yes	Yes	Yes	No	No	Yes	Yes	Yes	Yes	Yes	Yes	ASIL B	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
FS2301B	HVLDO	Yes	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes	ASIL B	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
FS2302B	HVLDO	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	ASIL B	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
FS2303B	HVLDO	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	ASIL B	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
FS2320M	HVBUCK	Yes	Yes	Yes	No	No	Yes	Yes	Yes	Yes	Yes	Yes	QM	No	Yes	No	No	Opt.	Opt.	No	No
FS2321M	HVBUCK	Yes	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes	QM	No	Yes	No	No	Opt.	Opt.	No	No
FS2322M	HVBUCK	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	QM	No	Yes	No	No	Opt.	Opt.	No	No
FS2323M	HVBUCK	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	QM	No	Yes	No	No	Opt.	Opt.	No	No
FS2320B	HVBUCK	Yes	Yes	Yes	No	No	Yes	Yes	Yes	Yes	Yes	Yes	ASIL B	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
FS2321B	HVBUCK	Yes	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes	ASIL B	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
FS2322B	HVBUCK	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	ASIL B	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
FS2323B	HVBUCK	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	ASIL B	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

**Note:** Additional part numbers will exist with different features and parametric settings. The device segmentation is also available on nxp.com.

Table 2 is an example of orderable part number list.

Table 2. Orderable parts numbers

Part number <sup>[1]</sup>	Description	Package
MFS2300BMBA0EP	Superset covering FS2300B devices.	
MFS2303BMBA3EP	BASIC OTP configuration given as example for FS2303B devices.	
MFS2320BMBB1EP	Configuration given as example for S32K312 MCU, CAN enabled, LIN and LDT disabled.	- QFN48EP
MFS2321BMBB2EP	Configuration given as example for S32K324 MCU, CAN and LIN enabled, LDT disabled.	QENHOLF
MFS2323BMBA5EP	S32K311 + FS23 EVB ASIL B, S32K31 X-Q100	
MFS2323BMMA0EP <sup>[2]</sup>	Superset covering FS2323M devices.	


To order parts in tape and reel, add the R2 suffix to the full part number reference.


A0 parts are non-programmed OTP configurations. Preprogrammed OTP configurations are managed through part number extension. For a custom OTP configuration, please contact a local NXP sales representative.

## 5 Applications

- · Body control module
- HVAC
- Lighting
- Steering column lock
- Seat module
- Roof module
- Door control module
- Car access
- Gearshift
- · Seat belt pre-tension
- Tail gate
- Alarm


## 6 Internal block diagram






### 7 Pinout information

#### 7.1 Pinout








Figure 9. FS2300 Pin configuration (HVLDO1)

## 7.2 Pin description

Table 3. Pin description

Table 3.	Pin descripti	OII	The second secon
Pin	Pin name	Туре	Description
1	HVIO1	Digital input/output	High-voltage I/O 1, with wake-up capability
2	HS2	Analog output	High-side driver 2
3	HS1	Analog output	High-side driver 1
4	V3_IN	Analog input	V3 regulator input voltage
5	FS0B	Digital output	Fail-safe output 0 - Active low (low by default)
6	V3	Analog output	V3 regulator output voltage
7	CANH	Analog input/output	CAN bus - CAN high
8	CANL	Analog input/output	CAN bus - CAN low
9	GNDCAN	Ground	CAN bus - ground
10	LIN	Analog input/output	LIN single-wire bus transmitter and receiver
11	GNDLIN	Ground	LIN bus - ground
12	LIMP0	Digital output	LIMP Home mode output 0 - Active low (high by default)
13	FCCU1	Digital Input	MCU error monitoring input 1
14	AMUX	Analog output	Multiplexed output to be connected to an MCU ADC with selection of the analog parameter through I2C/SPI.
15	DEBUG	Analog input	Debug mode entry and OTP input supply (development only)
16	VDIG	Analog output	Internal supply decoupling capacitor
17	GND_IO	Ground	I/Os ground connection
18	LVIO4	Digital input/output	Low-voltage IO 4, with wake-up capability
19	LVIO3	Digital input/output	Low-voltage IO 3, with wake-up capability
20	LINTXD	Digital input	Transmitter input from the MCU, which controls the state of the LIN bus
21	LINRXD	Digital output	Receiver output, which reports the state of the LIN bus to the MCU
22	VDDIO	Analog input	Input voltage for SPI, I2C, LVIOs and AMUX
23	CANRXD	Digital output	Receiver output, which reports the state of the CAN bus to the MCU
24	CANTXD	Digital input	Transmitter input from the MCU, which controls the state of the CAN bus
25	MISO/LVO6	Digital output	SPI bus - Master input slave output(MISO)/Low-voltage output 6
26	MOSI/LVI5	Digital input	SPI bus - Master output slave input(MOSI)/Low-voltage input 5
27	SCK/SCL	Digital input/output	SPI bus - Clock input / I2C bus - clock input
28	CSB/SDA	Digital input/output	SPI bus - Chip select (active low) / I2C bus - bidirectional data line
29	RSTB	Digital input/output	Reset input/output. Active low. The main function is to reset the MCU. Reset input voltage is monitored in order to detect external reset and fault condition.
30	INTB	Digital output	Interrupt output
04	PGND	Ground	(FS2320) Power ground connection
31	NC	NC	(FS2300) Not connected. This pin must be left open.
20	V1_SW	Analog input/output	(FS2320) Switching node
32	V1_B	Analog output	(FS2300) V1 external PNP base signal. This pin must be left open if no PNP.
33	V1_IN	Analog input	V1 regulator input voltage
24	воот	Analog input/output	(FS2320) V1 bootstrap capacitor
34	V1_E	Analog output	(FS2300) V1 external PNP emitter signal. This pin must be left open if no PNP.

Table 3. Pin description...continued

Pin	Pin name	Туре	Description
35	WAKE2	Analog input	Wake up input 2
36	WAKE1	Analog input	Wake up input 1
37	VMON_EXT	Analog input	External-voltage monitoring input
38	VBOS	Analog output	Best of supply output voltage
39	V1	Analog output	V1 regulator output voltage
40	NC	NC	Not connected. This pin must be left open.
41	VSUP	Analog input	Power supply of the device
42	V2_IN	Analog input	V2 regulator input voltage
43	V2	Analog output	V2 regulator output voltage
44	V2_FB	Analog input	V2 regulator voltage feedback
45	HS4	Analog output	High-side driver 4
46	HS3	Analog output	High-side driver 3
47	VSHS	Analog input	High-side drivers and LIN supply
48	HVIO2	Digital input/output	High-voltage I/O 2, with wake-up capability

## 7.3 Connection of unused pins

Table 4. Connection of unused pins

Pin	Pin name	Туре	Description
1	HVIO1	Digital input/output	Open (HVIO1PUPD_OTP = 01)
2	HS2	Analog output	Open
3	HS1	Analog output	Open
4	V3_IN	Analog input	VSUP
5	FS0B	Digital output	Open
6	V3	Analog output	Open
7	CANH	Analog input/output	Open
8	CANL	Analog input/output	Open
9	GNDCAN	Ground	Connection mandatory
10	LIN	Analog input/output	Open
11	GNDLIN	Ground	Connection mandatory
12	LIMP0	Digital output	Open
13	FCCU1	Digital Input	GND
14	AMUX	Analog output	Open
15	DEBUG	Analog input	Connection mandatory to GND in production (5 V or 8 V authorized for development only)
16	VDIG	Analog output	Connection mandatory
17	GND_IO	Ground	Connection mandatory
18	LVIO4	Digital input/output	Open (LVIO4PUPD_OTP = 01)
19	LVIO3	Digital input/output	Open (LVIO3PUPD_OTP = 01)
20	LINTXD	Digital input	Open (200 kΩ internal pull up to VDDIO)
21	LINRXD	Digital output	Open (push-pull structure)

Table 4. Connection of unused pins...continued

Pin	Pin name	Туре	Description
22	VDDIO	Analog input	Connection mandatory
23	CANRXD	Digital output	Open (push-pull structure)
24	CANTXD	Digital input	Open (200 kΩ internal pull up to VDDIO)
25	MISO/LVO6	Digital output	Open
26	MOSI/LVI5	Digital input	Open (200 kΩ internal pull up to VDDIO)
27	SCK/SCL	Digital input/output	Connection mandatory
28	CSB/SDA	Digital input/output	Connection mandatory
29	RSTB	Digital input/output	Connection mandatory
30	INTB	Digital output	Open
24	PGND	Ground	Connection mandatory
31	NC	NC	Open
00	V1_SW	Analog input/output	Connection mandatory
32	V1_B	Analog output	Open
33	V1_IN	Analog input	Connection mandatory
24	воот	Analog input/output	Connection mandatory
34	V1_E	Analog output	Open
35	WAKE2	Analog input	Open (WK2PUPD_OTP = 01)
36	WAKE1	Analog input	Open (WK1PUPD_OTP = 01)
37	VMON_EXT	Analog input	GND
38	VBOS	Analog output	Connection mandatory
39	V1	Analog output	Connection mandatory
40	NC	NC	Open
41	VSUP	Analog input	Connection mandatory
42	V2_IN	Analog input	Open
43	V2	Analog output	Open
44	V2_FB	Analog input	Open (internal pull down)
45	HS4	Analog output	Open
46	HS3	Analog output	Open
47	VSHS	Analog input	Connection mandatory
48	HVIO2	Digital input/output	Open (HVIO2PUPD_OTP = 01)

## 8 Limiting values

Table 5. Limiting values

 $T_A = -40$  °C to 125 °C, unless otherwise specified. All voltages referenced to ground, unless otherwise specified. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Description (Rating)	Min	Max	Unit
	Voltage ratings			
WAKE2, LIMP0, WAKE1, HVIO2, HVIO1, FS0B	Global pins	-0.3	40	V
V1_IN, VSUP, V2_IN, VSHS, V3_IN	Global supply input pins	-1	40	V
V2_FB, HS4, HS3, HS2, HS1	Global pins	-2	40	V
CANH, CANL <sup>[1]</sup>	Global CAN bus pins	-33	40	V
LIN	Global LIN bus pins	-40	40	V
воот	High-voltage pin/Local pin	-0.3	45.5	V
V1_SW, V1_B, VMON_EXT	High-voltage pins/Local pins	-0.3	40	V
V2	High-voltage pin/Local pin	-0.3	V2_IN + 0.3	V
V1_E	High-voltage PNP pin/Local pin	V1_IN - 0.075	V1_IN + 0.075	V
DEBUG	Debug pin to enter in Debug mode. Should be grounded in the application.	-0.3	10	V
V1, V3	Local regulator outputs	-0.3	5.6	V
VDDIO, VBOS	Local pins	-0.3	5.5	V
FCCU1, LVIO4, LVIO3, LINTXD, LINRXD, CANRXD, CANTXD, MISO/ LVO6, MOSI/LVI5, SCK/SCL, CSB/ SDA, RSTB, INTB, AMUX	Local pins	-0.3	VDDIO + 0.3	V
VDIG	Local pin	-0.3	2	V
GND_IO, PGND, GDNCAN, GNDLIN	Ground pins	-0.3	0.3	V

<sup>[1]</sup> Min value is the worst case value at cold temperature ( $T_A = -40$  °C).

## 9 Electrostatic discharge

All voltages referenced to ground, unless otherwise specified. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Table 6. ESD ratings

Symbol	Description (Rating)	Min	Max	Unit
ESD ratings		3.		
Human body mode	el: AEC-Q100 Rev H.	7 9	7	
V <sub>ESD_HBM</sub>	All pins	-2	2	kV
V <sub>ESD_GLOBAL_HBM</sub>	Global pins (VSUP, VSHS, Vx_IN, V2_FB, LIMP0, FS0B, WAKEx, HVIOx, HSx)	-4	4	kV
V <sub>ESD_CAN_HBM</sub>	CAN bus interface pins (CANH, CANL)	-8	8	kV
V <sub>ESD_LIN_HBM</sub>	LIN bus interface pin (LIN)	-8	8	kV
Charged device m	odel: AEC-Q100 Rev H			
V <sub>ESD_CDM</sub>	All pins	-500	500	V
Gun discharged co	ontact Test			
V <sub>ESD_GUN1</sub>	330 Ω/150 pF unpowered according to IEC 61000-4-2 Global pins and bus interface pins	-8	8	kV
V <sub>ESD_GUN2</sub>	2 kΩ/150 pF unpowered according to ISO 10605.2008 Global pins and bus interface pins	-8	8	kV
V <sub>ESD_GUN3</sub>	2 kΩ/330 pF powered, GND connected, according to ISO 10605.2008 Global pins and bus interface pins	-8	8	kV
V <sub>ESD_GUN4</sub>	330 $\Omega/150$ pF unpowered, GND connected, according to ISO 10605.2008 Global pins and bus interface pins	-8	8	kV

## 10 Thermal characteristics

Table 7. Thermal characteristics

Symbol	Description (Rating)	Min	Max	Unit
Thermal ratings				
T <sub>A</sub>	Ambient temperature (Grade 1)	-40	125	°C
T <sub>J</sub>	Junction temperature (Grade 1)	-40	150	°C
T <sub>STG</sub>	Storage temperature	-55	150	°C
Thermal resistance (pe	er JEDEC JESD51-2 and JESD51-8)	10		
$R_{\theta JA}$	Thermal resistance junction to ambient (2s2p)	(3)	32	°C/W
R <sub>θJC_BOT</sub>	Thermal resistance junction to case bottom (between the die and the solder pad on the bottom of the package)	77-	7	°C/W
$R_{ heta JC\_TOP}$	Thermal resistance junction to case top (between package top and the junction temperature)	-	14	°C/W

## 11 Operating range and current consumption

## 11.1 Supply voltage

Table 8. Supply voltage

 $T_A = -40 \, ^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ , unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Device power su	upply				
V <sub>SUP</sub>	Device input supply voltage	V <sub>SUP_UV</sub>	, ,	36	V
V <sub>SUP_OV</sub> <sup>[1]</sup>	VSUP overvoltage threshold	20	30	22	V
V <sub>SUP_UV</sub> <sup>[2]</sup>	VSUP undervoltage threshold	4.8	5.0	5.2	V
T <sub>SUP_OV</sub>	V <sub>SUP_OV</sub> filtering time	6	10	20	us
T <sub>SUP_UV</sub>	V <sub>SUP_UV</sub> filtering time	6	10	20	us
V <sub>SHS</sub>	LIN and high-side drivers input supply voltage	V <sub>SHS_UV</sub>	-	36	V
V <sub>SHS_OV</sub>	VSHS overvoltage threshold	20	-	22	V
V <sub>SHS_UV</sub>	VSHS undervoltage threshold	4.8	5.0	5.2	V
T <sub>SHS_OV</sub>	V <sub>SHS_OV</sub> filtering time	10	15	25	us
T <sub>SHS_UV</sub>	V <sub>SHS_UV</sub> filtering time	10	15	25	us
Internal digital s	supply				
$V_{DIG}$	Device digital supply voltage	7 -	1.6	-	V
$V_{DIG}$	VDIG overvoltage threshold	1.85	2.00	2.15	V
T <sub>DIG_OV</sub>	V <sub>DIG_OV</sub> filtering time	0.13	1.00	3.10	us
V <sub>DIG_POR</sub>	VDIG power-on reset (POR) threshold	1.35	1.44	1.55	V
T <sub>DIG_POR</sub>	V <sub>DIG_POR</sub> filtering time	0.13	1.00	3.10	us
Interface supply	y pins			1	
V <sub>DDIO</sub>	VDDIO supply voltage range	3.0	-	5.5	V

<sup>[1]</sup> The V<sub>SUP\_OV</sub> comparator will trigger a flag in the SPI / I<sup>2</sup>C mapping for MCU diagnostic to indicate a load dump happened, but will have no direct action to the safety pins (FS0B, RSTB, LIMP0).

<sup>[2]</sup> The V<sub>SUP\_UV</sub> comparator will trigger a flag in the SPI / I<sup>2</sup>C mapping for MCU diagnostic to indicate a cranking event happened, but will have no direct action to the safety pins (FS0B, RSTB, LIMP0). It is also used at power up to start the device.

## 11.2 Current consumption

Table 9. Current consumption

 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Quiescent current				7	
I <sub>NORMAL</sub>	Current in Normal mode, all regulators ON, no load (I <sub>OUT</sub> = 0) all high side switched ON (I <sub>OUT</sub> = 0)	-	8	15	mA
I <sub>LPON_25</sub> <sup>[1]</sup>	Current in Low-power ON mode, V1 = HVBUCK = 3.3 V, V1 ON (I <sub>OUT</sub> = 0), T <sub>A</sub> = 25 °C	- 6	20	36	μА
I <sub>LPON_85</sub> <sup>[1]</sup>	Current in Low-power ON mode, V1 = HVBUCK = 3.3 V, V1 ON (I <sub>OUT</sub> = 0), T <sub>A</sub> = 85 °C	200	30	40	μА
I <sub>LPON_25</sub>	Current in Low-power ON mode, V1 = HVLDO1 = 3.3 V, V1 ON (I <sub>OUT</sub> = 0), T <sub>A</sub> = 25 °C	3	40	60	μА
I <sub>LPON_85</sub>	Current in Low-power ON mode, V1 = HVLDO1 = 3.3 V, V1 ON (I <sub>OUT</sub> = 0), T <sub>A</sub> = 85 °C	6	50	70	μА
I <sub>LPOFF_25</sub>	Current in Low-power OFF mode, all regulators OFF, T <sub>A</sub> = 25 °C	72.	30	50	μА
I <sub>LPOFF_85</sub>	Current in Low-power OFF mode, all regulators OFF, T <sub>A</sub> = 85 °C	X -	40	60	μА

<sup>[1]</sup> In LPON mode, when V1 is a HVBUCK, the quiescent current can be reduced by supplying VBOS from V1 (closing VBOS2V1 switch, if configured by OTP). This way, the current consumption beneficiates from the ratio between VBAT and V1 output.


## 12 Functional description

The FS23 device has one main state machine. The main state machine manages the power management, the Low-Power modes, and the wake-up sources. The main state machine also manages the monitoring of the power management, the monitoring of the MCU, and the monitoring of an external IC.

In parallel, an INIT state machine is implemented to manage the INIT state of the device. This state is used for the configuration of the device per SPI/I<sup>2</sup>C.

The safety pins RSTB, FS0B, and LIMP0 are managed independently from each other, in parallel of the main state machine.

### 12.1 Simplified state machine



## 12.2 Operation and power modes

The FS23 provides three main operating modes:

- **Normal mode** is intended to be the fully functional mode. All power supplies are enabled as required by the system, and all system functionalities provided by the FS23 are available. In Normal mode, the monitoring is available and all safety features operate in the device.
- LPON mode is the Low-power ON mode, providing support to the minimum system requirements with low current consumption from the battery. During the LPON mode, only V1 regulator (HVBUCK or HVLDO1) remains enabled, by default, to supply the microcontroller rail. For V1 HVBUCK configuration, an LPON-specific output voltage can be configured by OTP, and the regulator operates in PFM mode. For V1 HVLDO1 configuration, only the internal PMOS can be used in LPON mode, and the external PNP is turned OFF. HVLDO2 and HVLDO3 can remain in the same state as in Normal mode, depending on the SPI / I<sup>2</sup>C configuration. HVIOx and LVIOx only stay active in LPON mode when used as wake-up sources. LPON mode is assumed to be a safe state with no critical activity. Therefore, only monitoring of undervoltage on V1 power rail and MCU watchdog are active to achieve minimum current consumption by the system and FS0B is asserted low.
- **LPOFF mode** is the Low-power OFF mode, with no active system supplies. Logic circuitry is internally supplied to allow proper wake up from any of the available wake-up mechanisms, with the minimum current consumption possible.

The system can wake up from any of the Low-power modes via any of the following wake-up mechanisms available in the device:

- WAKE1 and WAKE2 pins
- HVIOx pins
- LVIOx pins (from LPON only)
- Long duration timer (LDT) expiration
- · CAN via wake-up pattern
- LIN via wake-up pattern
- GO2NORMAL SPI or I<sup>2</sup>C command via M SYS CFG register (from LPON only)

The FS23 will also wake up from LPON ...

- ... in case of repeated watchdog error (WD ERR CNT = max)
- ... in case of pending interrupt for more than T<sub>INTB TO</sub>
- · ... in case of external reset event.
- Fail-safe mode is intended to be the safe state of the device. It is used to bring the application in a safe state and to protect the FS23, the MCU and the full system in case of failure of the FS23 or the MCU itself. In this mode, all regulators, safety features and systems features are disabled and the safety pins are asserted.

FS23 data sheet

<u>Table 10</u> summarizes the operating modes and available features:

Green: Not configurable functions. Orange: Configurable functions

Table 10. Operating modes summary

Function -		Fail-safe			
runction	Normal	LPON	LPOFF	raii-saie	
Power management			•		
HVBUCK	ON, PWM mode	ON, PFM mode	OFF	OFF	
or HVLDO1	ON	ON	OFF	OFF	
HVLDO2	ON (opt.) <sup>[1]</sup>	OFF (opt.) <sup>[2]</sup>	OFF	OFF	
HVLDO3	ON (opt.) <sup>[1]</sup>	OFF (opt.) <sup>[2]</sup>	OFF	OFF	
	System	features	20 (1)	OFF	
CAN transceiver	Full functionality	Wake-up capable	Wake-up capable	OFF	
LIN transceiver	Full functionality	Wake-up capable	Wake-up capable	OFF	
WAKEx pins	Full functionality	Wake-up capable	Wake-up capable	OFF	
HVIOx pins	Full functionality	Wake-up capable	Wake-up capable	OFF	
LVIOx pins	Full functionality	Wake-up capable	OFF	OFF	
High-side drivers	Full functionality	Cyclic-sense capable	Cyclic-sense capable	OFF	
SPI/I <sup>2</sup> C interface	Full functionality	Wake-up capable	OFF	OFF	
Long duration timer (LDT)	Full functionality	Wake-up capable	Wake-up capable	OFF	
AMUX	Full functionality	OFF	OFF	OFF	
	Functio	nal safety		OFF	
Voltage monitoring	Full functionality	V1UVLP only	OFF	OFF	
Watchdog monitoring	Full functionality	Timeout (opt.) <sup>[2]</sup>	OFF	OFF	
FCCU monitoring	Full functionality	OFF	OFF	OFF	
ABIST on demand	Full functionality	OFF	OFF	OFF	
INIT CRC check	Full functionality	OFF	OFF	OFF	
Clock monitoring	Full functionality	OFF	OFF	OFF	
RSTB pin	Full functionality	Released by default	Asserted	Asserted	
FS0B pin	Full functionality	Asserted	Asserted	Asserted	
LIMP0 pin (and LIMP1/2)	Full functionality	Released by default	Released by default	Asserted	

In Normal mode, V2 and V3 regulators can be enabled and disabled by SPI /  $^{12}$ C In LPON mode, V2 and V3 regulators are considered OFF by default but can be kept ON if previously configured by SPI/ $^{12}$ C. The watchdog can also be kept active (timeout) in LPON, if previously configured by SPI /  $^{12}$ C.

## 12.3 Main state machine description

#### Power-on reset and power-up sequence

The FS23 starts when VBOS >  $V_{BOS\_POR}$  and VDIG >  $V_{DIG\_POR}$ . VBOS is the first supply to start. The internal 1.6 V supply of the digital circuitry, VDIG, is generated from VBOS. When VBOS >  $V_{BOS\_UV}$ , the high-power (HP) analog circuitry is enabled and the OTP registers content is loaded into mirror registers. When VSUP >  $V_{SUP\_UV}$ , the power-up sequence starts in Slot 0, with at least V1 regulator. The remaining regulators start according to the power-up sequencing configured by OTP.

#### Transition to fail-safe during the power up

During the power-up sequence, if VBOS <  $V_{BOS\_UV}$ , the device goes to Fail-Safe mode and all regulators are disabled. If an overvoltage or an overtemperature is detected, the device goes to fail-safe, depending on the OTP configuration.

#### Normal mode

When the power up is finished, the main state machine is in Normal mode, which is the application running mode. If VSUP < VSUP\_UV, an interrupt is generated but it has no effect on the state machine. If VBOS <  $V_{BOS\ UV}$ , the device goes to Fail-Safe mode.

### Transitions to low-power modes

The device can go to Low-power modes via an SPI/I<sup>2</sup>C command from the MCU. A GO2LPOFF command will start the power-down sequence to go in LPOFF mode, and a GO2LPON command will start the power-down sequence to go in LPON mode. The device goes into Low-power mode after the power-down sequence to stop all the regulators in the reverse order of the power-up sequence. In case the device goes in LPON, V1 regulator is not shut down and is kept ON.

#### Transition to Fail-Safe from Normal mode

In case of loss of VBOS (VBOS <  $V_{BOS\_UV}$ ), the device goes directly to Fail-Safe mode without power-down sequence.

In case of overvoltage detection, or TSD detection on a regulator, depending on OTP configuration, or when the fault error counter reaches its maximum value, the device stops and goes directly to Fail-Safe mode without power-down sequence.

#### Fail-Safe state exit

Three behaviors are configurable by OTP to exit the Fail-Safe state :

- Automatic restart after T<sub>FS DUR</sub> (autoretry feature, configurable by OTP at 100 ms or 4 s)
- Semi-automatic restart after T<sub>FS\_DUR</sub>, the device exits Fail-Safe state and enters LPOFF states, then waits for a wake-up source to transition to M2 and restart (FS\_LPOFF = 1 and KEY\_OFFON\_EN\_OTP = 0).
- Restart on Key OFF Key ON event: Key OFF Key ON feature is meant to be used when the ignition signal is connected to WAKE1. When enabled, the car driver must turn OFF then ON the ignition signal to restart the device from fail-safe. In this case, the device will only exit fail-safe when WAKE1 = 0 and KEY\_OFFON\_EN\_OTP = 1, and will transition to LPOFF. There, the device will wait for a wake-up event (that is, WAKE1 = 1) to transition to M2 and restart.
- This feature requires WAKE1 to be configured as a direct wake-up source.

#### Waking up from Low-power modes

When waking up from Low-power modes, it is possible to reduce the startup time by bypassing the M3 state (OTP content loaded in the mirror register) using LOAD\_OTP\_BYP SPI/I<sup>2</sup>C bit. This is also valid when exiting fail-safe.


When waking up from LPON only, it is possible to bypass slots 1 and 2 if all of the regulators are configured to start in Slot 0. This can be configured by OTP (SLOT\_BYP\_OTP) or later by SPI/I<sup>2</sup>C (SLOT\_BYP).

FS23 data sheet


All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved

## 12.4 Detailed functional state diagram



#### 12.5 INIT state machine



At power-on reset, the device is automatically in INIT state. In this mode, the INIT registers (FS\_I\_xxxxx) are available for writing and configure the device safety features and reactions. When the device enters INIT state, LOCK\_INIT bit is set to 1. The cyclic CRC check that protects these registers is disabled. Also in this mode, the watchdog period can be configured as infinite, which is equivalent to disabling the watchdog. For an MCU programming example, see <a href="Section 12.8">Section 12.8</a>.

To exit the INIT state, LOCK\_INIT is cleared by writing 1, and then a good watchdog refresh must be sent. The INIT registers, as well as the possibility to select infinite watchdog period configuration, are then protected against write access. The cyclic CRC check on the INIT registers is activated, and occurs every 5 ms.

At power-on reset, the first good watchdog refresh must be sent in less than 256 ms, which is the default watchdog period. If not, the watchdog error counter will be incremented, see Section 19.2.2.

In Normal mode, the INIT state can be accessed again by sending a GO2INIT request by SPI / I<sup>2</sup>C. In this case, if the watchdog is enabled, it must be refreshed every watchdog period.

The device will also enter the INIT state when waking up from LPON or LPOFF states, or when restarting from Fail-Safe state, in case the OTP register loading is not bypassed. This allows the MCU to reconfigure the safety features if needed.

**Note:** If the device goes into LPON, LPOFF, or Fail-Safe mode while in INIT state, it stays in INIT state, which can lead to misconfiguration of the device. Therefore, it is recommended to read the INIT\_S status bit in M\_STATUS register before going to LPON or LPOFF mode, and to go only if the device is no longer in INIT state.

## 12.6 Power sequencing

V1 is the first regulator to start automatically in Slot 0, then the other regulators start following the OTP power sequencing configuration. Three slots are available, from SLOT\_0 to SLOT\_2, to program the start-up sequence of V2 and V3 regulators, as well as I/Os release or assertion.


The power-up sequence starts at SLOT\_0 towards SLOT\_2. The power-down sequence is executed in reverse order, starting at SLOT\_2 toward SLOT\_0.


All regulators not assigned in any slot are not started during the power-up sequence. These regulators can be started (or not) later when the main state machine is in NORMAL mode with an SPI/I<sup>2</sup>C command to write in M REG CTRL register if they were enabled by OTP.

Slot 0 duration depends on the device version. In the HVBUCK version (FS232x), Slot 0 lasts at least 500  $\mu$ s and until the soft start of the DC-DC is done, which depends on the OTP configuration. In the HVLDO1 version (FS230x), it lasts 500  $\mu$ s (fixed duration).

Slot 1 and Slot 2 always last 500 µs.

When waking up from LPON, it is possible to reduce the start-up time by bypassing Slot 1 and Slot 2. In this case, the V2 and V3 regulators must be configured to start in Slot 0, or later by SPI/I<sup>2</sup>C, as their correct soft start will not be guaranteed otherwise. Bypassing Slot 1 and Slot 2 is enabled by SPI/I<sup>2</sup>C with SLOT\_BYP bit. It can also be preconfigured by OTP using SLOT\_BYP\_OTP bit.







## 12.7 Debug and OTP modes


OTP mode and Debug mode are intended for use during the development process, not in production applications or vehicles. OTP mode is intended for OTP emulation and OTP programming.

The FS23 enters Debug mode in M3 state of the main state machine when  $V_{DBG}$  (DBG pin voltage) >  $V_{DBG\_MODE}$ . NXP recommend's connecting the DBG pin to the VBOS pin through a diode ( $V_{DBG} = V_{BOS} - Vd \approx 4.1 \text{ V}$ ). The Debug mode disables the watchdog (period configured as infinite), the RSTB 8 s timer, the Fail-Safe mode entry via the fault error counter, and locks FS0B low. In Debug mode, CAN and LIN transceivers are set in Active mode by default. The Debug mode status is reported by the DBG\_MODE bit in M\_SYS1\_CFG. To exit Debug mode, write 1 in the DBG\_EXIT bit in the M\_SYS1\_CFG register.



The FS23 enters OTP mode in M3 state of the main state machine, when  $V_{DBG} > V_{OTP\_MODE}$ . NXP recommends applying  $V_{OTP\_MODE}$  with an external power supply at DBG pin before applying  $V_{SUP}$ . In this case, the diode protects VBOS pin. For OTP programming process, VDBG shall be equal to  $V_{OTP\_MODE}$ .





#### 12.7.1 Electrical characteristics

#### Table 11. Electrical characteristics

T<sub>A</sub> = −40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Debug mode	0 > 3 %				
V <sub>DBG_MODE</sub>	Voltage to apply at DBG pin to enter Debug mode	3.5	4.5	5.5	V
T <sub>DBG_MODE</sub>	Debug mode entry filtering time	4	6	15	us
V <sub>OTP_MODE</sub>	Voltage to apply at DBG pin to program the OTP	7.75	7.95	8.15	V
T <sub>OTP_MODE</sub>	OTP mode entry filtering time	4.0	5.5	7.0	us
I <sub>DBG</sub>	DBG pin input current consumption	-	-	60	μA

### 12.8 MCU programming

MCU programming can be done at any time. When the watchdog functionality is enabled by OTP (WD\_INF\_OTP = 0), NXP recommends extending the watchdog period (up to 1024 ms) or to set it as infinite (window is fully opened) during INIT phase. This will prevent any watchdog error detection and RSTB pin assertion while programming. If the watchdog is not "disabled" (window set as infinite), the user will have to refresh it during the MCU programming.

The advised procedure to change the watchdog period to infinite is the following:

- 1. Make sure the FS23 is in Normal mode by reading M\_STATUS register.
- 2. Send a GO2INIT request by writing in M\_SYS\_CFG register.
- 3. Make sure the FS23 is in INIT mode by reading M\_STATUS register.
- 4. Set the infinite watchdog period by writing 4b'0000 in the WDW\_PERIOD and WDW\_RECOVERY fields in FS\_WDW register.
- 5. Exit INIT mode by clearing the LOCK\_INIT bit, then sending a good WD refresh.

### 12.9 Best of supply

### 12.9.1 Functional description

The VBOS regulator manages the best of supply from VSUP or V1 (in case V1 is an HVBUCK) to efficiently generate the internal biasing of the device, in every Device mode. VBOS is also the supply of V1 high-side and low-side gate drivers in HVBUCK use case.

VBOS undervoltage may not guarantee the full functionality of the device. Consequently, VBOS\_UV detection powers down the device by going into Fail-Safe state.

VBOS is composed of two regulators implemented in parallel: VBOS\_HP used to supply the HP analog internal biasing, and VBOS\_LP used to supply the internal biasing in Low-Power modes. Both VBOS\_LP and VBOS HP are generated from VSUP.

At power up, VBOS\_LP is automatically enabled, and VBOS\_HP is enabled later when the HP analog circuitry is enabled.

In HVBUCK use case only:


- In Normal mode, VBOS can be connected to V1 if V1 = 5 V (configurable by OTP + SPI/I<sup>2</sup>C, using VBOS2V1\_SW\_ALWAYS\_EN bit). In this case, VBOS will stay connected to V1 in LPON mode.
- In LPON mode, VBOS can be connected to V1 using VBOS2V1\_SW\_LP\_EN\_OTP bit. This feature allows the user to optimize the efficiency, as the current consumption benefits from the VBAT to V1 ratio.
- When waking-up from LPON mode, VBOS will stay connected to V1 if VBOS2V1\_SW\_ALWAYS\_EN = 1.

In HVLDO1 use case, VBOS is always supplied from VSUP.

In LPOFF mode, only VBOS LP is enabled.

The behavior of VBOS regulator is summarized in Figure 18.

FS23 data sheet



### 12.9.2 BOS electrical characteristics

Table 12. Best of supply electrical characteristics

T<sub>A</sub> = -40 °C to 125 °C, unless otherwise specified. VSUP = 4 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Static electrical chara	acteristics				
V <sub>BOS_HP</sub>	Best of supply high-power output voltage	3.4	4.7	5.2	V
V <sub>BOS_LP</sub>	Best of supply low-power output voltage	3.4	4.3	5.2	V
V <sub>BOS_UV</sub>	V <sub>BOS</sub> undervoltage threshold	2.95	3.04	3.13	V
V <sub>BOS_POR</sub>	V <sub>BOS</sub> power on reset threshold	2.45	2.6	2.7	V
V <sub>BOS_HP_DROP</sub>	Maximum $V_{BOS\_HP}$ dropout voltage (VSUP = 4 V, $I_{BOS}$ = 5 mA, VBOS = 3.3 V)	65	<b>X</b>	650	mV
V <sub>BOS_SW_V1</sub>	V <sub>BOS</sub> to V1 switch dropout voltage (V1 = 3.3 V, I <sub>BOS</sub> = 5 mA)	9 - 1	9 -	50	mV
I <sub>BOS_HP_LIM</sub>	Best of supply high-power current limitation	0 -0	-	50	mA
I <sub>BOS_LP_LIM</sub>	Best of supply low-power current limitation	7 0	-	35	mA
Dynamic electrical ch	naracteristics	7			•
T <sub>BOS_UV</sub>	V <sub>BOS_UVH</sub> and V <sub>BOS_UVL</sub> filtering time	6	10	20	μs
T <sub>BOS_POR</sub>	V <sub>BOS_POR</sub> filtering time	0.13	1.00	3.10	μs
T <sub>BOS_START</sub>	$V_{BOS}$ low-power starting time (VSUP = 5.2V, $C_{OUT\_BOS}$ = 1 $\mu$ F, VBOS = 2.6V)	-	-	500	μs
External components		0		1	1
C <sub>OUT_BOS</sub>	Effective output capacitor	7 -	1	-	μF

## 13 Power management

Table 13. FS23 regulators list (400 mA)

Regulator	Туре	Input Supply	Output Range	Max DC current
V1	HV Buck regulator	V1_IN (VBUCK / DCmax_drop + ((RHS_BUCK + RDCR_ LBUCK) x IBUCK x DCmax_drop) to 36 V)	3.3 V or 5.0 V	400 mA
	HV Linear regulator	V1_IN (4 V or V1 + 500 mV to 40 V)	600	100 mA/250 mA
V2	HV Linear regulator	V2_IN (4 V or V2 + 500 mV to 40 V)	3.3 V or 5.0 V	100 mA
V3	HV Linear regulator	V3_IN (4 V or V3 + 500 mV to 40 V)	3.3 V or 5.0 V	150 mA

The FS23 includes three regulators, all supplied in parallel from the battery line. Depending on the part number, the V1 regulator can be a BUCK regulator or a linear regulator.

The FS23 starts when VSUP > V<sub>SUP\_UV</sub>, with VBOS first, followed by V1, then the power-up sequencing configured by OTP for the remaining regulators (LDO2, LDO3).

## 13.1 HVBUCK: High-voltage buck regulator

### 13.1.1 Functional description

HVBUCK block is a high-voltage integrated synchronous buck. It can be used to supply the ECU MCU and other local loads inside the ECU.

#### **General operation**

The HVBUCK operates in force PWM or PFM modes and uses internal N-type FETs. The output voltage is configurable by OTP. Compensation is ensured by internal circuitry.

The current in the inductor is sensed via the internal FETs. This information is used to compute an average value reflecting the output DC current.

#### **Mode-specific operation**

HVBUCK operates in force PWM (pulse width modulation) when the FS23 is in Normal mode and in PFM (pulsed frequency modulation) when the FS23 is in Low-Power ON mode (LPON). HVBUCK output voltage can be different in Normal mode and in LPON mode. The voltage ramp-up/down between the normal and the LPON voltages is done in PWM mode.

### **Switching frequency**

HVBUCK switching frequency in force PWM mode is configurable at 450 kHz or 2.25 MHz by OTP, using BUCK\_CLK\_OTP bit.

#### **Current limitation**

HVBUCK has current limitation protection features. In PWM mode, HVBUCK has both peak and average current limitations, configurable by OTP. In PFM mode, HVBUCK has a peak current limitation, as well configurable by OTP.

When HVBUCK current reaches one of these current limitations, V1OC\_I flag is set. The regulator stays enabled, but it induces a duty cycle reduction and therefore an output voltage drop, which could lead to an undervoltage detection (V1UV\_I flag generated).

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved

An overcurrent detection is also implemented on the low-side MOSFET, to detect high negative current in case of output short to the battery. In this case, both V1OC\_I flag and V1\_OCLS\_I flag are set and the device transitions to fail-safe depending on OTP configuration using V1\_OCLS\_EN\_OTP.

#### Input voltage range


HVBUCK output voltage regulation is guaranteed for a minimum V1\_IN, which depends on  $I_{BUCK}$  current load. To ensure HVBUCK output voltage regulation, V1\_IN should be above  $V_{BUCK}$  /  $DC_{max\_drop}$  + (( $R_{HS\_BUCK}$  +  $R_{DCR\_LBUCK}$ ) x  $I_{BUCK}$  x  $DC_{max\_drop}$ ) with  $DC_{max\_drop}$  the maximum duty cycle in Dropout mode.

For example, with  $R_{DCR\_LBUCK}$  = 200 m $\Omega$  at  $I_{BUCK}$  = 400 mA with  $V_{BUCK}$  = 3.3 V, the minimal V1\_IN is  $V_{BUCK}$  + 527 mV.

#### Thermal shutdown

When a thermal shutdown is detected, the regulator is disabled and V1TSD I flag is generated.

## 13.1.2 Application schematic



#### 13.1.3 Electrical characteristics

#### Table 14. Electrical characteristics

 $T_A = -40$  °C to 125 °C, unless otherwise specified.  $V1\_IN = V_{BUCK\_IN}$  (min) to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
Static electrical cha	racteristics				<u>'</u>
V <sub>BUCK_IN_STUP</sub>	Input-voltage range during startup and softstart time	4.6	-	36	V
V <sub>BUCK_IN</sub>	Input-voltage range (after start-up)	VBUCK / DC <sub>max_drop</sub> + ((R <sub>HS_BUCK</sub> + R <sub>DCR_LBUCK</sub> ) x I <sub>BUCK</sub> x DC <sub>max_drop</sub>	-	36	V
V <sub>BUCK_PWM</sub>	Output-voltage in Normal mode (VV1_BUCK_OTP configuration, 3.3 V or 5 V)	3.3	-	5.0	V
V <sub>BUCK_PFM</sub>	Output-voltage in Low-Power ON mode (VV1_LP_BUCK_OTP configuration, 3.3 V or 5 V)	3.3	-	5.0	V
V <sub>BUCK_ACCPWM</sub>	Output-voltage accuracy in PWM mode	-2	-	2	%
V <sub>BUCK_ACCPFM</sub>	Output-voltage accuracy in PFM mode	-4	-	4	%
I <sub>BUCK</sub>	Output DC current capability	-	-	400	mA

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 14. Electrical characteristics...continued

 $T_A = -40 \, ^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ , unless otherwise specified.  $V1\_IN = V_{BUCK\_IN}$  (min) to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
I <sub>BUCK_PFM</sub>	Current capability in PFM mode (Standby mode only)	-	- (	100	mA
	Efficiency in PWM mode		*		
	F <sub>SW</sub> = 450 kHz			7	
η <sub>PEAK_BUCK_450k_3V3</sub>	$L_{V1\_BUCK}$ = 22 $\mu H$ with DRC = 500 m $\Omega$	-	89	-	%
	VSUP = 14 V				
	V <sub>BUCK</sub> = 3.3 V with I <sub>BUCK</sub> = 400 mA				
	Efficiency in PWM mode			00	
	$F_{SW} = 450 \text{ kHz}$				
η <sub>PEAK_BUCK_450k_5V</sub>	$L_{V1\_BUCK}$ = 22 µH with DRC = 500 m $\Omega$	-	92.2	- (	%
	VSUP = 14 V				
	V <sub>BUCK</sub> = 5 V with I <sub>BUCK</sub> = 400 mA	<u> </u>			
	Efficiency in PWM mode		$O \sim X$		
_	F <sub>SW</sub> = 2.25 MHz		92.4		0/
ηPEAK_BUCK_2M2_3V3	$L_{V1\_BUCK}$ = 4.7 $\mu$ H with DRC = 500 m $\Omega$ VSUP = 14 V	-	83.4	-	%
	$V_{BUCK} = 3.3 \text{ V}$ with $I_{BUCK} = 400 \text{ mA}$				
				+	
	Efficiency in PWM mode F <sub>SW</sub> = 2.2 MHz				
ηPEAK_BUCK_2M2_5V	$L_{V1 BUCK} = 4.7 \mu H$ with DRC = 500 m $\Omega$	- 88	88	_	%
·IFEAK_BOOK_ZWZ_5V	VSUP = 14 V		\ <i>\</i>		
	V <sub>BUCK</sub> = 5 V with I <sub>BUCK</sub> = 400 mA	2 0			
_	High-side MOSFET RDSON	0			
R <sub>HS_BUCK</sub>	(VBOS = 5 V, including bonding)	150	330	735	mΩ
	Low-side MOSFET RDSON				
R <sub>LS_BUCK</sub>	(VBOS = 5 V, including bonding)	150	330	735	mΩ
R <sub>BUCK_DIS</sub>	Discharge resistor (when HVBUCK is disabled – LPOFF)	/	60	100	Ω
TWARN <sub>V1</sub>	Temperature prewarning	125	145	160	°C
TSD <sub>V1</sub>	Thermal shutdown threshold	175	190	215	°C
TSD <sub>V1 HYST</sub>	Thermal shutdown threshold hysteresis	6	9	16	°C
<del>_</del>	Average overcurrent threshold in PWM mode				
	BUCK_AVG_OC_PWM_OTP[2:0] = 000	130	200	290	
	BUCK_AVG_OC_PWM_OTP[2:0] = 001	210	300	400	
I <sub>OC_AVG_PWM</sub> <sup>[1]</sup>	BUCK_AVG_OC_PWM_OTP[2:0] = 010	300	400	505	mA
	BUCK_AVG_OC_PWM_OTP[2:0] = 011	390	500	630	
	BUCK_AVG_OC_PWM_OTP[2:0] = 100	468	600	735	
	BUCK_AVG_OC_PWM_OTP[2:0] = 101	546	700	854	
	Peak overcurrent threshold in PWM/PFM mode	000	400	500	
	BUCK_PK_OC_[PWM/PFM]_OTP[2:0] = 010	300	400	500	
	BUCK_PK_OC_[PWM/PFM]_OTP[2:0] = 011	375	500	635	
I <sub>OC_PK_PWM/PFM</sub> <sup>[1]</sup>	BUCK_PK_OC_[PWM/PFM]_OTP[2:0] = 100	468 546	600 700	732 950	mA
	BUCK_PK_OC_[PWM/PFM]_OTP[2:0] = 101	624	800	1100	
	BUCK_PK_OC_[PWM/PFM]_OTP[2:0] = 110	702	900	1200	
	BUCK_PK_OC_[PWM/PFM]_OTP[2:0] = 111	702	300	1200	
l <sub>oc_Ls</sub>	Low-side FET overcurrent threshold	0.3	0.8	1.1	Α
Dynamic electrical cha	aracteristics				
	Operating frequency in PWM mode:				
F <sub>SW_BUCK</sub>	HVBUCK @ 450kHz	405	450	495	kHz
	HVBUCK @ 2.2MHz	2.025	2.250	2.475	MHz
DC <sub>max_drop</sub>	Maximum duty cycle in Dropout mode	-	90.5	-	%
t <sub>V1OV_DGLT_STUP</sub>	Overvoltage deglitch time at startup	1	2	3	μs
	Overvoltage deglitch time	20	25	20	
t <sub>V1OV_DGLT</sub>	V1MON_OVDGLT_OTP[0] = 0	20 40	25 45	30 50	μs
VIOV_DULI	V1MON_OVDGLT_OTP[0] = 1	40	45		

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 14. Electrical characteristics...continued

 $T_A = -40 \, ^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ , unless otherwise specified. V1\_IN =  $V_{BUCK\_IN}$  (min) to 36 V, unless otherwise specified. All voltages referenced to ground.

Low-side overcurrent deglitch time  Thermal shutdown filtering time  Soft-start from 10 % to 90 %  BUCK_SS_OTP[1:0] = 00  BUCK_SS_OTP[1:0] = 01  BUCK_SS_OTP[1:0] = 10  BUCK_SS_OTP[1:0] = 11  Transient line in PWM mode @ 450 kHz and 2.2 MHz  VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V  dv/dt = 100 mV/µs  Transient line after dropout exit @ 450 kHz and 2.2 MHz  VSUP = VBUCK - 0.4 V to 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V	380 6 200 431 873 1753	- 10 269 538 1077 2150	920 20 410 645 1281 2547	ns µs µs
Soft-start from 10 % to 90 % BUCK_SS_OTP[1:0] = 00 BUCK_SS_OTP[1:0] = 01 BUCK_SS_OTP[1:0] = 10 BUCK_SS_OTP[1:0] = 11  Transient line in PWM mode @ 450 kHz and 2.2 MHz VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V BUCK = 1 mA and 300 mA VBUCK = 3.3V and 5.0 V  tot/dt = 100 mV/µs  Transient line after dropout exit @ 450 kHz and 2.2 MHz VSUP = VBUCK - 0.4 V to 14 V BUCK = 1 mA and 300 mA VBUCK = 1 mA and 300 mA VBUCK = 3.3V and 5.0 V	200 431 873 1753	269 538 1077	410 645 1281 2547	μѕ
BUCK_SS_OTP[1:0] = 00 BUCK_SS_OTP[1:0] = 01 BUCK_SS_OTP[1:0] = 10 BUCK_SS_OTP[1:0] = 11  Transient line in PWM mode @ 450 kHz and 2.2 MHz VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V BUCK = 1 mA and 300 mA VBUCK = 3.3V and 5.0 V dv/dt = 100 mV/µs  Transient line after dropout exit @ 450 kHz and 2.2 MHz VSUP = VBUCK - 0.4 V to 14 V BUCK = 1 mA and 300 mA VBUCK = 1 mA and 300 mA VBUCK = 3.3V and 5.0 V	431 873 1753	538 1077	645 1281 2547	
BUCK_SS_OTP[1:0] = 01 BUCK_SS_OTP[1:0] = 10 BUCK_SS_OTP[1:0] = 11  Transient line in PWM mode @ 450 kHz and 2.2 MHz  VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V  dv/dt = 100 mV/µs  Transient line after dropout exit @ 450 kHz and 2.2 MHz  VSUP = VBUCK - 0.4 V to 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V	431 873 1753	538 1077	645 1281 2547	
BUCK_SS_OTP[1:0] = 10 BUCK_SS_OTP[1:0] = 11  Transient line in PWM mode @ 450 kHz and 2.2 MHz  VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V  dv/dt = 100 mV/µs  Transient line after dropout exit @ 450 kHz and 2.2 MHz  VSUP = VBUCK - 0.4 V to 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V	873 1753 -3	1077	1281 2547	
BUCK_SS_OTP[1:0] = 10 BUCK_SS_OTP[1:0] = 11  Transient line in PWM mode @ 450 kHz and 2.2 MHz  VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V  dv/dt = 100 mV/µs  Transient line after dropout exit @ 450 kHz and 2.2 MHz  VSUP = VBUCK - 0.4 V to 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V	-3		2547	
BUCK_SS_OTP[1:0] = 11  Transient line in PWM mode @ 450 kHz and 2.2 MHz  VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V  dv/dt = 100 mV/µs  Transient line after dropout exit @ 450 kHz and 2.2 MHz  VSUP = VBUCK - 0.4 V to 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V	-3	2150		%
VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V  dv/dt = 100 mV/µs  Transient line after dropout exit @ 450 kHz and 2.2 MHz  VSUP = VBUCK - 0.4 V to 14 V  BUCK = 1 mA and 300 mA  VBUCK = 3.3V and 5.0 V	7007		3	%
BUCK = 1 mA and 300 mA $V_{\rm BUCK}$ = 3.3V and 5.0 V $V_{\rm dV}$ = 100 mV/ $V_{\rm BUCK}$ = 3.3V and 5.0 V $V_{\rm dV}$ = 100 mV/ $V_{\rm BUCK}$ = 0.4 V to 14 V $V_{\rm BUCK}$ = 1 mA and 300 mA $V_{\rm BUCK}$ = 3.3V and 5.0 V	7007		3	%
$V_{\rm BUCK} = 3.3 {\rm V}$ and 5.0 V dv/dt = 100 mV/ $\mu {\rm s}$ Transient line after dropout exit @ 450 kHz and 2.2 MHz $V_{\rm SUP} = V_{\rm BUCK} - 0.4 {\rm V}$ to 14 V $V_{\rm BUCK} = 1$ mA and 300 mA $V_{\rm BUCK} = 3.3 {\rm V}$ and 5.0 V	7007		3	70
dv/dt = 100 mV/ $\mu$ s  Transient line after dropout exit @ 450 kHz and 2.2 MHz  VSUP = V <sub>BUCK</sub> - 0.4 V to 14 V  BUCK = 1 mA and 300 mA  V <sub>BUCK</sub> = 3.3V and 5.0 V	700	0 2	/	
Transient line after dropout exit @ 450 kHz and 2.2 MHz $V$ SUP = $V_{BUCK}$ - 0.4 V to 14 V $V_{BUCK}$ = 1 mA and 300 mA $V_{BUCK}$ = 3.3V and 5.0 V	20			1
<sub>BUCK</sub> = 1 mA and 300 mA V <sub>BUCK</sub> = 3.3V and 5.0 V				
V <sub>BUCK</sub> = 3.3V and 5.0 V				
V <sub>BUCK</sub> = 3.3V and 5.0 V	-3		3	%
dv/dt = 200 mV/μs				
Transient load response in PWM mode @ 450 kHz and 2.2 MHz				
	-3	\ <i>)</i> -	3	%
				,,,
di/dt = 300 mA/μs				
Transient load response in PFM mode	7 , 9		2	0/
· · · · · · · · · · · · · · · · · · ·	-3	-	3	%
·	7			
High-side FET rising slew rate	10	20	32	
BUCK_SRHSON_OTP[2:0] = 000				
BUCK_SRHSON_OTP[2:0] = 001				
BUCK_SRHSON_OTP[2:0] = 010				
BUCK_SRHSON_OTP[2:0] = 011				ns
BUCK_SRHSON_OTP[2:0] = 100	A CONTRACTOR OF THE CONTRACTOR			
BUCK_SRHSON_OTP[2:0] = 101				
BUCK_SRHSON_OTP[2:0] = 110	7			
BUCK_SRHSON_OTP[2:0] = 111	0.5	2	4	
High-side FET rising slew rate	12	20	20	
BUCK_SRHSOFF_OTP[1:0] = 00				
BUCK_SRHSOFF_OTP[1:0] = 01				ns
BUCK_SRHSOFF_OTP[1:0] = 10				
BUCK_SRHSOFF_OTP[1:0] = 11	2.5	5	9	
High-side FET ON time in PFM mode, V <sub>BUCK</sub> = 5 V, V <sub>BUCK_IN</sub> =				
12 V, F <sub>SW</sub> = 450 kHz	842	1021	1200	
	1050	1272.5	1495	ns
	1255	1632.5	2010	113
	1465	1772.5	2080	
High-side FET ON time in PFM mode, V <sub>BUCK</sub> = 3.3 V, V <sub>BUCK_IN</sub> =	22-	222	250	
3				
				ns
	1195	1422.5	1650	
12 V, F <sub>SW</sub> = 2.2 MHz	160	205	250	
BUCK_PFM_TON_OTP[1:0] = 00				
				ns
	555	550	700	
50 1 1 1 1 1 T 1 1 1 1 1 1 1 1 1 1 1 1 1	0 mA to 350 mA step mA to 150 mA step i/dt = 300 mA/µs  ransient load response in PFM mode nA to 100 mA step i/dt = 100 mA/µs  ligh-side FET rising slew rate BUCK_SRHSON_OTP[2:0] = 000 BUCK_SRHSON_OTP[2:0] = 010 BUCK_SRHSON_OTP[2:0] = 011 BUCK_SRHSON_OTP[2:0] = 100 BUCK_SRHSON_OTP[2:0] = 101 BUCK_SRHSON_OTP[2:0] = 101 BUCK_SRHSON_OTP[2:0] = 111 BUCK_SRHSON_OTP[2:0] = 111 BUCK_SRHSON_OTP[2:0] = 111 BUCK_SRHSON_OTP[2:0] = 111 BUCK_SRHSOFF_OTP[1:0] = 00 BUCK_SRHSOFF_OTP[1:0] = 01 BUCK_SRHSOFF_OTP[1:0] = 11 BUCK_SRHSOFF_OTP[1:0] = 11 BUCK_SRHSOFF_OTP[1:0] = 11 BUCK_SRHSOFF_OTP[1:0] = 10 BUCK_SRHSOFF_OTP[1:0] = 01 BUCK_SRHSOFF_OTP[1:0] = 10 BUCK_PFM_TON_OTP[1:0] = 10 BUCK_PFM_TON_OTP[1:0] = 11 BUCK_PFM_TON_OTP[1:0] = 11 BUCK_PFM_TON_OTP[1:0] = 11 BUCK_PFM_TON_OTP[1:0] = 11 BUCK_PFM_TON_OTP[1:0] = 01 BUCK_PFM_TON_OTP[1:0] = 01 BUCK_PFM_TON_OTP[1:0] = 01 BUCK_PFM_TON_OTP[1:0] = 10 BUCK_PFM_TON_OTP[1:0] = 01 BUCK_PFM_TON_OTP[1:0] = 10 BUCK_PFM_TON_OTP[1:0] = 11	0 mA to 350 mA step mA to 150 mA step i/dt = 300 mA/µs  ransient load response in PFM mode nA to 100 mA step i/dt = 100 mA/µs  10 mA/µs  11 massient load response in PFM mode nA to 100 mA step i/dt = 100 mA/µs  10 mA/µs  11 massient FET rising slew rate suck_SRHSON_OTP[2:0] = 000 10 may lock_SRHSON_OTP[2:0] = 001 11 may lock_SRHSON_OTP[2:0] = 010 12 may lock_SRHSON_OTP[2:0] = 011 13 may lock_SRHSON_OTP[2:0] = 101 14 may lock_SRHSON_OTP[2:0] = 101 15 may lock_SRHSON_OTP[2:0] = 111 15 may lock_SRHSON_OTP[2:0] = 111 16 may lock_SRHSON_OTP[2:0] = 111 17 may lock_SRHSON_OTP[2:0] = 111 18 may lock_SRHSON_OTP[2:0] = 111 19 may lock_SRHSOFF_OTP[1:0] = 00 10 may lock_SRHSOFF_OTP[1:0] = 10 10 may lock_SRHSOFF_OTP[1:0] = 11 10 may lock_SRHSOFF_OTP[1:0] = 11 11 may lock_SRHSOFF_OTP[1:0] = 00 11 may lock_SRHSOFF_OTP[1:0] = 10 12 may lock_SRHSOFF_OTP[1:0] = 10 13 may lock_SRHSOFF_OTP[1:0] = 10 14 may lock_SRHSOFF_OTP[1:0] = 10 15 may lock_SRHSOFF_ToN_OTP[1:0] = 10 15 may lock_SRHSOFF_ToN_DTP[1:0] = 10 15 may lock_SRHSOFF_ToN_D	0 mA to 350 mA step mA to 150 mA step i/dt = 300 mA/us i/dt = 300 mA/us ransient load response in PFM mode ra to 100 mA step i/dt = 100 mA/us ligh-side FET rising slew rate suck_SRHSON_OTP[2:0] = 000 suck_SRHSON_OTP[2:0] = 001 suck_SRHSON_OTP[2:0] = 001 suck_SRHSON_OTP[2:0] = 011 suck_SRHSON_OTP[2:0] = 011 suck_SRHSON_OTP[2:0] = 100 suck_SRHSON_OTP[2:0] = 101 suck_SRHSON_OTP[2:0] = 101 suck_SRHSON_OTP[2:0] = 101 suck_SRHSON_OTP[2:0] = 111 suck_SRHSOFF_OTP[1:0] = 00 suck_SRHSOFF_OTP[1:0] = 01 suck_SRHSOFF_OTP[1:0] = 10 suck_SRHSOFF_OTP[1:0] = 10 suck_SRHSOFF_OTP[1:0] = 11 suck_SRHSOFF_OTP[1:0] = 10 suck_SRHSO	0 mA to 350 mA step mA to 150 mA step mA to 150 mA step i/dt = 300 mA/µs  ransient load response in PFM mode nA to 100 mA step i/dt = 100 mA/µs  ligh-side FET rising slew rate luck_SRHSON_OTP[2:0] = 000 luck_SRHSON_OTP[2:0] = 001 luck_SRHSON_OTP[2:0] = 010 luck_SRHSON_OTP[2:0] = 010 luck_SRHSON_OTP[2:0] = 100 luck_SRHSON_OTP[2:0] = 100 luck_SRHSON_OTP[2:0] = 100 luck_SRHSON_OTP[2:0] = 101 luck_SRHSON_OTP[2:0] = 101 luck_SRHSON_OTP[2:0] = 101 luck_SRHSON_OTP[2:0] = 110 luck_SRHSON_OTP[2:0] = 110 luck_SRHSON_OTP[2:0] = 111 luck_SRHSON_OTP[2:0] = 111 ligh-side FET rising slew rate luck_SRHSOFF_OTP[1:0] = 00 luck_SRHSOFF_OTP[1:0] = 00 luck_SRHSOFF_OTP[1:0] = 01 luck_SRHSOFF_OTP[1:0] = 10 luck_SRHSOFF_OTP[1:0] = 00 luck_SRHSOFF_OTP[1:0] = 10 luck_SRHSOFF_OTP[1:0] = 10 luck_SPHM_TON_OTP[1:0] = 10 luck_SPHM_TON_OTP[1

Table 14. Electrical characteristics...continued

 $T_A = -40 \, ^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ , unless otherwise specified.  $V1\_IN = V_{BUCK\_IN}$  (min) to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
	High-side FET ON time in PFM mode, V <sub>BUCK</sub> = 3.3 V, V <sub>BUCK IN</sub> =				
	12 V, F <sub>SW</sub> = 2.2 MHz	129	162.5	196	
t	BUCK_PFM_TON_OTP[1:0] = 00	165	209	253	ns
BUCKHS_ON_2M2_3V3	BUCK_PFM_TON_OTP[1:0] = 01	204	57	310	115
	BUCK_PFM_TON_OTP[1:0] = 10	243	305	367	
	BUCK_PFM_TON_OTP[1:0] = 11				
	High-side FET OFF time in PFM mode, V <sub>BUCK_IN</sub> = 12 V, F <sub>SW</sub> =				
	450 kHz	380	605	890	
t	BUCK_PFM_TOFF_OTP[1:0] = 00	730	1170	1700	ns
tBUCKHS_OFF_450k	BUCK_PFM_TOFF_OTP[1:0] = 01	1070	1725	2520	113
	BUCK_PFM_TOFF_OTP[1:0] = 10	1420	2285	3340	
	BUCK_PFM_TOFF_OTP[1:0] = 11				
	High-side FET OFF time in PFM mode, V <sub>BUCK IN</sub> = 12 V, F <sub>SW</sub> =				
	2.2 MHz	85	130	195	
<b>.</b>	BUCK_PFM_TOFF_OTP[1:0] = 00	160	250	360	no
t <sub>BUCKHS_OFF_2M2</sub>	BUCK_PFM_TOFF_OTP[1:0] = 01	230	360	525	ns
	BUCK_PFM_TOFF_OTP[1:0] = 10	300	475	695	
	BUCK_PFM_TOFF_OTP[1:0] = 11				
External components	A				,
C <sub>1_IN_BUCK</sub>	Nominal <sup>[2]</sup> input capacitor F <sub>SW_BUCK</sub> = 450 kHz	4.7	10	-	μF
Своот_виск	Effective <sup>[3]</sup> bootstrap capacitor	10	22	33	nF
L <sub>V1_BUCK_450k</sub>	Nominal inductor for F <sub>SW_BUCK</sub> = 450 kHz (±30 % tolerance)	15	22	29	μH
L <sub>V1_BUCK_2M2</sub>	Nominal inductor for F <sub>SW_BUCK</sub> = 2.2 MHz (±30 % tolerance)	3.3	4.7	5.5	μH
C <sub>1_OUT_BUCK_450k_3V3</sub>	Effective <sup>[3]</sup> output capacitor for F <sub>SW_BUCK</sub> = 450 kHz, V <sub>BUCK</sub> = 3.3 V	25	50	100	μF
C <sub>1_OUT_BUCK_450k_5V</sub>	Effective <sup>[3]</sup> output capacitor for F <sub>SW_BUCK</sub> = 450 kHz, V <sub>BUCK</sub> = 5 V	25	40	100	μF
C <sub>1_OUT_BUCK_2M2_3V3</sub>	Effective <sup>[3]</sup> output capacitor for F <sub>SW_BUCK</sub> = 2.2 MHz, V <sub>BUCK</sub> = 3.3 V	6.5	10	30	μF
C <sub>1_OUT_BUCK_2M2_5V</sub>	Effective <sup>[3]</sup> output capacitor for F <sub>SW_BUCK</sub> = 2.2 MHz, V <sub>BUCK</sub> = 5 V	13	20	40	μF

<sup>[1]</sup> Average and peak current limits shall be set dependently, taking into account the inductor value.

<sup>[2]</sup> For all regulators, the nominal capacitor value is the capacitor value normalized.

<sup>[3]</sup> For all regulators, the effective capacitor value is the capacitor value after Tolerance, DC bias and Aging removal.

# 13.2 HVBUCK clock management

#### 13.2.1 Description

The HVBUCK 450 kHz or 2.2 MHz clock is generated from a 20 MHz internal oscillator.

A triangular and a pseudo-random spread spectrum feature can be activated and configured by OTP and SPI/I<sup>2</sup>C to reduce the emission of the oscillator fundamental frequency.

### 13.2.2 Spread spectrum

The internal oscillator can be modulated around the oscillator frequency. The spread spectrum feature can be activated by SPI/I<sup>2</sup>C with the MOD\_EN bit and the carrier frequency can be selected by SPI/I<sup>2</sup>C with the MOD\_CONF bit. By default, the spread spectrum is disabled, unless configured differently by OTP.

The main purpose of the spread spectrum is to improve the EMC performance by spreading the energy of the internal oscillator and HVBUCK frequency on VBAT frequency spectrum.


It is recommended to select the triangular spread spectrum for the best performance.

Table 15. Spread spectrum configuration

MOD_EN	MOD_CONF	Spread spectrum
0	X	Disabled
1	0	Triangular (19 kHz)
1	1	Pseudo-random triangular

## 13.2.2.1 Triangular spread spectrum

The triangular spread spectrum is activated in M\_SYS\_CFG SPI/I<sup>2</sup>C register by setting MOD\_EN bit high and MOD\_CONF bit low. In this configuration, the internal oscillator is modulated with a triangular carrier frequency of 19 kHz with -10 %/0 % deviation range of the nominal oscillator frequency.




#### 13.2.2.2 Pseudo-random triangular spread spectrum

The pseudo-random triangular spread spectrum is activated in M\_SYS\_CFG SPI / I<sup>2</sup>C register by setting MOD\_EN bit high and MOD\_CONF bit high. In this configuration, the internal oscillator is modulated with a triangular carrier frequency of 19 kHz with -10 %/0 % deviation range of the nominal oscillator frequency, but two random commutations on the carrier slope are added in each half period to increase the spectrum content.

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.



#### 13.2.3 Electrical characteristics

#### Table 16. Clock management electrical characteristics

 $T_A = -40$  °C to 125 °C, unless otherwise specified. V1\_IN = VBUCK\_IN (min) to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Internal oscillate	or		7	O <sub>V</sub>	1
F <sub>20MHz</sub>	HVBUCK oscillator nominal frequency	19	20	21	MHz
F <sub>20MHz_ACC</sub>	HVBUCK oscillator accuracy	-10	5.2	+10	%
Spread spectrur	m				1
FSS <sub>MOD</sub>	Spread spectrum frequency modulation	67 4	19	-	kHz
FSS <sub>RANGE</sub>	Spread spectrum Range	0	-10	0	%

## 13.3 HVLDO1: High-voltage linear regulator 1

# 13.3.1 Functional description

The HVLDO1 is a high-voltage linear-voltage regulator. The HVLDO1 is supplied from the battery. The HVLDO1 is meant to supply the MCU and other loads on the ECU, as an alternative to the HVBUCK (only one of the two options is available by part number). The HVLDO1 is low-power capable and stays enabled in LPON mode.

# **General operation**

The output voltage is configurable by OTP at 3.3 V or 5.0 V.

The HVLDO1 can be used without an external power device (internal PMOS only) or with an external PNP transistor for current sharing. The ratio between the current flowing through the internal PMOS and the external PNP is a fixed ratio of 4. The HVLDO1 maximum output DC current is 100 mA with internal PMOS only.

#### Mode-specific operation

In LPON mode, only the internal PMOS can be used, and external PNP is turned OFF.

#### Current limitation and thermal shutdown

An overcurrent detection and a thermal shutdown are implemented on LDO1 to protect the internal pass device. The overcurrent detection limits the current in the internal PMOS and by extension in the external PNP, if used.

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.


The overcurrent threshold is configurable by OTP (CONF\_OC\_V1\_OTP). An additional current limitation is implemented on the PNP base control pin, V1 B, to protect it.

When the overcurrent is reached on the internal PMOS, the regulator stays enabled and V1OC\_I flag is generated.

In case an external PNP is used, a timeout (configurable by OTP) is implemented and disables the regulator when an overcurrent is detected for more than  $T_{LDO1\_ILIM\_TO}$ . In this case, the device transitions to Fail-Safe state and the regulator only restarts when the device restarts.

When a thermal shutdown is detected, the regulator is disabled and V1TSD\_I flag is generated. Additionally, the device can transition to Fail-Safe state if configured by OTP.

## 13.3.2 Application schematic



#### 13.3.3 Electrical characteristics

#### Table 17. LDO1 electrical characteristics

 $T_A = -40$  °C to 125 °C, unless otherwise specified. V1\_IN = VSUP = 5.5 V to 40 V if V1 = 5 V, or V1\_IN = VSUP = 4 V to 40 V if V1 = 3.3 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Static electrical chara	cteristics				'
V <sub>LDO1_IN</sub>	Input voltage range	4	-	40	V
V <sub>LDO1</sub>	Output voltage (OTP configurable) VV1_LDO_OTP = 0 VV1_LDO_OTP = 1	3.234 4.9	3.3 5.0	3.366 5.1	V
V <sub>LDO1_ACC</sub>	Output voltage accuracy	-2	-	2	%
V <sub>LDO1_DROP</sub>	Maximum output voltage drop in drop out mode (V <sub>LDO1</sub> = 5 V, V <sub>LDO1_IN</sub> = 4.5 V, I <sub>LDO1</sub> = 100 mA)	-	-	500	mV
I <sub>LDO1_PNP_RATIO</sub>	Current ratio between int. PMOS and ext. PNP	3.4	4.0	4.6	-
I <sub>LDO1_NORMAL_PMOS</sub>	DC current capability in Normal mode (int. PMOS only)	-	-	100	mA
I <sub>LDO1_NORMAL_PNP</sub>	DC current capability in Normal mode (with ext. PNP)	-	-	250	mA
I <sub>LDO1_LPON</sub>	DC current capability in LPON mode (int. PMOS only)	-	-	100	mA
I <sub>LDO1_ILIM_PMOS</sub>	Internal PMOS current limitation  CONF_OC_V1_OTP = 0  CONF_OC_V1_OTP = 1	150 75	-	300 160	mA

Table 17. LDO1 electrical characteristics...continued

 $T_A = -40$  °C to 125 °C, unless otherwise specified. V1\_IN = VSUP = 5.5 V to 40 V if V1 = 5 V, or V1\_IN = VSUP = 4 V to 40 V if V1 = 3.3 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
I <sub>LDO1_ILIM_BASE</sub>	External PNP base current limitation	10		20	mA
TSD <sub>V1</sub>	Thermal shutdown threshold	175	190	215	°C
TSD <sub>V1_HYST</sub>	Thermal shutdown threshold hysteresis	6	9	16	°C
Dynamic electrical chara	acteristics				'
T <sub>LDO1_SOFT_START</sub>	Soft start (from 10 % to 90 %), with and without ext. PNP	150	300	500	μs
T <sub>LDO1_PDWN</sub>	Discharge time when disabled			2	ms
T <sub>LDO1_ILIM</sub>	Current limit filtering time	16	20	36	μs
T <sub>TSD_V1_FILT</sub>	Thermal shutdown filtering time	6	10	20	μs
T <sub>LDO1_ILIM_TO</sub>	Current limit timeout (ext. PNP)  CONF_OC_TO_V1_OTP = 0  CONF_OC_TO_V1_OTP = 1	8 0.8	10 1.0	12 1.2	ms
VLD01_LINE_REG_NORMAL_ PMOS	Transient line response in Normal mode, int. PMOS only VSUP = $6 \text{ V} - 18 \text{ V} - 6 \text{ V}$ and $14 \text{ V} - 35 \text{ V} - 14 \text{ V}$ I <sub>LDO1</sub> = $0.1 \text{ mA}$ and $100 \text{ mA}$ V <sub>LDO1</sub> = $3.3 \text{V}$ and $5.0 \text{ V}$ dv/dt = $100 \text{ mV/}\mu\text{s}$ , $C_{\text{OUT\_LDO1}} = 4.7 \mu\text{F}$	-3	-	3	%
VLD01_LINE_REG_NORMAL_ PNP	Transient line response in Normal mode, with ext. PNP VSUP = $6 \text{ V} - 18 \text{ V} - 6 \text{ V}$ and $14 \text{ V} - 35 \text{ V} - 14 \text{ V}$ $I_{LDO1}$ = $10 \text{ mA}$ and $200 \text{ mA}$ $V_{LDO1}$ = $3.3 \text{ V}$ and $5.0 \text{ V}$ $dv/dt$ = $100 \text{ mV/}\mu\text{s}$ , $C_{OUT\_LDO1}$ = $4.7 \mu\text{F}$	-3	-	3	%
V <sub>LDO1_LTR_NORMAL_PMOS</sub>	Transient load regulation in Normal mode with int. PMOS only $I_{LDO1} = 10 \text{m A to } 100 \text{ mA in } 10 \text{ us, and from } 100 \text{ mA to } 10 \text{ mA in } 2 \text{us,} \\ V_{LDO1} = 3.3 \text{ V and } 5.0 \text{ V, } C_{OUT\_LDO1} = 4.7  \mu\text{F}$	-2	-	2	%
V <sub>LDO1_LTR_NORMAL_PNP</sub>	Transient load regulation in Normal mode with ext. PNP $I_{LDO1}$ = 10 mA to 200 mA in 10 $\mu$ s, and from 200 mA to 10 mA in 2 $\mu$ s, $V_{LDO1}$ = 3.3 V and 5.0 V, $C_{OUT\_LDO1}$ = 4.7 $\mu$ F	-2	-	2	%
VLD01_LTR_LPON	Transient load regulation in LPON mode $I_{LDO1}$ = 1 mA to 50 mA in 1 $\mu$ s, and from 50 mA to 1 mA in 10 us. $V_{LDO1}$ = 3.3 V and 5.0 V, $C_{OUT\_LDO1}$ = 4.7 $\mu$ F	-2	-	2	%
V <sub>LDO1_PSRR</sub>	DC PSRR $I_{LDO1}$ = 0.1 mA to 100 mA, $V_{LDO1}$ = 3.3 V or 5.0V, $V_{DROP}$ = 500 mV (min), 20 Hz to 500 kHz	-	-40	-20	dB
External Components					
C <sub>IN_LDO1</sub>	Input capacitor (close to V1_IN pin)	-	1.0	-	μF
C <sub>OUT_LDO1</sub>	Effective output capacitor	2.2	-	4.7	μF
C <sub>OUT_LDO1_PNP</sub>	Effective output capacitor, with external PNP	10	-	22	μF

# 13.4 HVLDO2: High-voltage linear regulator 2

## 13.4.1 Functional description

#### **General operation**

The HVLDO2 is a high-voltage linear-voltage regulator. The HVLDO2 is supplied from the battery. The output voltage is configurable by OTP at 3.3 V or 5.0 V.

The HVLDO2 is low-power capable and can stay enabled in LPON mode. However, if disabled in LPON mode, it cannot be enabled again by SPI/I<sup>2</sup>C in this mode.

This regulator is meant to supply load on the ECU or outside of the module: a dedicated feedback pin is implemented so a diode can be added between V2\_FB pin and V2 pin in order to protect the regulator against short to the battery. If V2 is used as a local supply, V2\_FB is shorted to V2 pin.


## Open-feedback detection

A comparator is implemented to detect an open between V2\_FB and V2 pins. When the difference between the two voltages is higher than  $V_{DELTA\_V2\_to\_V2\_FB}$  threshold, the regulator is turned OFF. It can be enabled again by SPI/I<sup>2</sup>C command.

#### **Current limitation and thermal shutdown**

An overcurrent detection and a thermal shutdown are implemented on HVLDO2 to protect the internal pass device. The overcurrent threshold is configurable by OTP (CONF\_OC\_V2\_OTP). When an overcurrent is detected, V2OC\_I flag is generated and the regulator remains enabled. It is the MCU's responsibility to disable the regulator by SPI/I<sup>2</sup>C using the V2DIS bit, and to decide when to enable the regulator using the V2EN bit. When a thermal shutdown is detected, the regulator is disabled and V2TSD\_I flag is generated.

#### 13.4.2 Application schematic



## 13.4.3 Electrical characteristics

## Table 18. HVLDO2 electrical characteristics

 $T_A = -40$  °C to 125 °C, unless otherwise specified.  $V2\_IN = VSUP = 5.5$  V to 40 V if V2 = 5 V, or  $V2\_IN = VSUP = 4$  V to 40 V if V2 = 3.3 V, unless otherwise specified.  $I_{LDO2} = 0$  to 100 mA unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Static electrical charact	teristics				
V <sub>LDO2_IN</sub>	Input voltage range	4	G.	40	V
$V_{LDO2}$	Output voltage (OTP configurable) VV2_OTP = 0 VV2_OTP = 1	3.234 4.9	3.3 5.0	3.366 5.1	V
V <sub>LDO2_ACC</sub>	Output voltage accuracy	-2		2	%
V <sub>LDO2_DROP</sub>	Maximum output voltage Drop-in/Drop-out mode (V <sub>LDO2</sub> = 5 V, V <sub>LDO2_IN</sub> = 4.5 V, I <sub>LDO2</sub> = 100 mA)	000	0	500	mV
V <sub>DELTA_V2_to_V2_FB</sub>	Maximum delta voltage between V2 and V2_FB pin			2.1	V
I <sub>LDO2_NORMAL</sub>	DC current capability in Normal mode	0	<b>,</b>	100	mA
I <sub>LDO2_LPON</sub>	DC current capability in LPON mode	Q.	. <del> </del>	100	mA
I <sub>LDO2_ILIM</sub>	Internal PMOS current limitation CONF_OC_V2_OTP = 0 CONF_OC_V2_OTP = 1	150 75	7 :	300 160	mA
	Quiescent current, no load (typ @25 °C, max @85°C)	-0	15	20	μA
I <sub>QLDO2</sub>	Quiescent current, I <sub>LDO2</sub> = 50 μA (typ @25 °C, max @85 °C)	6	20	25	μΑ
TSD <sub>V2</sub>	Thermal shutdown threshold	175	190	215	°C
TSD <sub>V2_HYST</sub>	Thermal shutdown threshold hysteresis	6	9	16	°C
Dynamic electrical char	racteristics				
T <sub>LDO2_SOFT_START</sub>	Soft start (from 10 % to 90 %)	150	300	500	μs
T <sub>LDO2_PDWN</sub>	Discharge time when disabled	-	-	2	ms
T <sub>DELTA_V2_to_V2_FB</sub>	Delta voltage between V2 and V2_FB filtering time	3	5	10	μs
T <sub>LDO2_ILIM</sub>	Current limit filtering time	16	20	36	μs
T <sub>TSD_V2_FILT</sub>	Thermal shutdown filtering time	6	10	20	μs
V <sub>LDO2_LINE_REG_NORMAL</sub>	Transient line response in Normal mode VSUP = $6 \text{ V} \cdot 18 \text{ V} \cdot 6 \text{ V}$ and $14 \text{ V} \cdot 35 \text{ V} \cdot 14 \text{ V}$ $I_{\text{LDO2}} = 0.1 \text{ mA}$ and $70 \text{ mA}$ $V_{\text{LDO2}} = 3.3 \text{ V}$ and $5.0 \text{ V}$ dv/dt = $100 \text{ mV/\mu s}$ , $C_{\text{OUT\_LDO2}} = 2.2 \mu\text{F}$	-3	-	3	%
VLDO2_LTR_NORMAL	Transient Load Regulation in Normal mode $I_{LDO2}$ = 10 mA to 50 mA in 10us, and from 50 mA to 10 mA in 10us, $V_{LDO2}$ = 5.0 V, $C_{OUT\_LDO2}$ = 2.2 $\mu$ F	-2	-	2	%
V <sub>LDO2_PSRR</sub>	DC PSRR I <sub>LDO2</sub> = 0.1 mA to 100mA, V <sub>LDO2</sub> = 3.3 V or 5.0 V, V <sub>DROP</sub> = 500 mV (min), 20 Hz to 500kHz	-	-40	-20	dB
External Components					
C <sub>IN_LDO2</sub>	Input capacitor (close to V2_IN pin)	-	1.0	-	μF
C <sub>OUT_LDO2</sub>	Effective output capacitor	2.2	-	4.7	μF

# 13.5 HVLDO3: High-voltage linear regulator 3

## 13.5.1 Functional description

#### **General operation**

The HVLDO3 is a high-voltage linear-voltage regulator. The HVLDO3 is supplied from the battery. The output voltage is configurable by OTP at 3.3 V or 5.0 V.


The HVLDO3 is low-power capable and can stay enabled in LPON mode. However, if disabled in LPON mode, it cannot be enabled again by SPI/I<sup>2</sup>C in this mode.

This regulator is meant to supply the integrated CAN transceiver. The connection is made internally. The HVLDO3 can also supply an additional external transceiver on the module.

#### **Current limitation and thermal shutdown**

An overcurrent detection and a thermal shutdown are implemented on the HVLDO3 to protect the internal pass device. The overcurrent threshold is configurable by OTP (CONF\_OC\_V3\_OTP). When an overcurrent is detected, V3OC\_I flag is generated and the regulator remains enabled. It is the MCU's responsibility to disable the regulator by SPI/I<sup>2</sup>C using V3DIS bit, and to decide when to enable it using V3EN bit. When a thermal shutdown is detected, the regulator is disabled and V3TSD\_I flag is generated.

## 13.5.2 Application schematic



#### 13.5.3 Electrical characteristics

#### Table 19. HVLDO3 electrical characteristics

 $T_A = -40$  °C to 125 °C, unless otherwise specified.  $V_3$ \_IN = VSUP = 5.5 V to 40 V if  $V_3 = 5$  V, or  $V_3$ \_IN = VSUP = 4 V to 40 V if  $V_3 = 3.3$ V, unless otherwise specified.  $I_{LDO3} = 0$  to 100 mA unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Static electrical chara	cteristics	'			
V <sub>LDO3_IN</sub>	Input voltage range	4	-	40	V
$V_{LDO3}$	Output voltage (OTP configurable) VV3_OTP = 0 VV3_OTP = 1	3.234 4.9	3.3 5.0	3.366 5.1	V
V <sub>LDO3_ACC</sub>	Output voltage accuracy	-2	-	2	%
V <sub>LDO3_DROP</sub>	Maximum output voltage Drop-in/Drop-out mode (V <sub>LDO3</sub> = 5 V, V <sub>LDO3_IN</sub> = 4.5 V, I <sub>LDO3</sub> = 100 mA)	-	-	500	mV
I <sub>LDO3_NORMAL</sub>	DC current capability in Normal mode	-	-	I <sub>LDO3_ILIM</sub>	mA

FS23 data sheet

All information provided in this document is subject to legal disclaimers

© 2023 NXP B.V. All rights reserved.

Table 19. HVLDO3 electrical characteristics...continued

 $T_A = -40$  °C to 125 °C, unless otherwise specified.  $V_3$ \_IN = VSUP = 5.5 V to 40 V if  $V_3 = 5$  V, or  $V_3$ \_IN = VSUP = 4 V to 40 V if  $V_3 = 3.3$ V, unless otherwise specified.  $I_{LDO3} = 0$  to 100 mA unless otherwise specified. All voltages referenced to ground.


Symbol	Parameter	Min	Тур	Max	Unit
I <sub>LDO3_LPON</sub>	DC current capability in LPON mode	-	- 1	100	mA
I <sub>LDO3_ILIM</sub>	Internal PMOS current limitation CONF_OC_V3_OTP = 0 CONF_OC_V3_OTP = 1	150 75		300 160	mA
	Quiescent current, no load (typ @25 °C, max @85 °C)	- /	15	20	μA
I <sub>QLDO3</sub>	Quiescent current, I <sub>LDO3</sub> = 50 μA (typ @25 °C, max @85 °C)	-	20	25	μА
TSD <sub>V3</sub>	Thermal shutdown threshold	175	190	215	°C
TSD <sub>V3_HYST</sub>	Thermal shutdown threshold hysteresis	6	9	16	°C
Dynamic electrical cha	racteristics		~	1	'
T <sub>LDO3_SOFT_START</sub>	Soft start (from 10 % to 90 %)	150	300	500	μs
T <sub>LDO3_PDWN</sub>	Discharge time when disabled	2	<u> </u>	2	ms
T <sub>LDO3_ILIM</sub>	Current limit filtering time	16	20	36	μs
T <sub>TSD_V3_FILT</sub>	Thermal shutdown filtering time	6	10	20	μs
VLDO3_LINE_REG_NORMAL	Transient Line Response in Normal mode VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V I <sub>LDO3</sub> = 0.1 mA and 70 mA V <sub>LDO3</sub> = 3.3 V and 5.0 V dv/dt = 100 mV/μs, C <sub>OUT_LDO3</sub> = 2.2 μF	-3	-	3	%
V <sub>LDO3_LTR_NORMAL</sub>	Transient load regulation in Normal mode $I_{LDO3}$ = 10 mA to 50 mA in 10 us, and from 50 mA to 10 mA in 10 us, $V_{LDO3}$ = 5.0 V, $C_{OUT\_LDO3}$ = 2.2 $\mu F$	-2	-	2	%
V <sub>LDO3_PSRR</sub>	DC PSRR $I_{LDO3}$ = 0.1 mA to 100 mA, $V_{LDO3}$ = 3.3 V or 5.0 V, $V_{DROP}$ = 500 mV (min), 20 Hz to 500 kHz	-	-40	-20	dB
External Components	2017			1	
C <sub>IN_LDO3</sub>	Input capacitor (close to V3_IN pin)	-	1.0	-	μF
C <sub>OUT_LDO3</sub>	Effective output capacitor	2.2	-	4.7	μF

# 14 AMUX: Analog multiplexer

# 14.1 Functional description

The AMUX pin delivers 32 analog voltage channels to the MCU ADC input. The voltage channels delivered to the AMUX pin can be selected by  $SPI/I^2C$ . The maximum AMUX output voltage range is VDDIO (3.3 V or 5.0 V). An external output capacitor,  $C_{AMUX\ OUT}$ , is required for the buffer stability.

## 14.2 Block diagram



#### 14.3 Channel selection

Table 20. AMUX output selection

Channel	AMUX[4:0]	Signal selection for AMUX output	AMUX_DIV = 0	AMUX_DIV = 1
0	00000	AGND	1	1
1	00001	VDIG: Internal voltage supply (1.6 V)	1	1
2	00010	V1 voltage	3	3
3	00011	V2 voltage	3	3
4	00100	V3 voltage	3	3
5	00101	VBOS internal voltage	3	3
6	00110	VSUP voltage (Divider ratio configurable by SPI/I <sup>2</sup> C)	10.5	20
7	00111	VSHS voltage (Divider ratio configurable by SPI/I <sup>2</sup> C)	10.5	20
8	01000	WAKE1 voltage (Divider ratio configurable by SPI/I <sup>2</sup> C)	10.5	20
9	01001	WAKE2 voltage (Divider ratio configurable by SPI/I <sup>2</sup> C)	10.5	20
10	01010	HVIO1 voltage (Divider ratio configurable by SPI/I <sup>2</sup> C)	10.5	20
11	01011	HVIO2 voltage (Divider ratio configurable by SPI/I <sup>2</sup> C)	10.5	20
12	01100	Die temperature sensor	1	1
13	01101	V1 temperature sensor	1	1
14	01110	V2 temperature sensor	1	1

Table 20. AMUX output selection...continued

Channel	AMUX[4:0]	Signal selection for AMUX output	AMUX_DIV = 0	AMUX_DIV = 1
15	01111	V3 temperature sensor	1	1
16	10000	VDDIO voltage	3	3
> 16	1xxxx	Reserved	N/A	N/A

For temperature sensors, the temperature must be calculated from the AMUX output voltage as per the following formula:  $T(^{\circ}C) = (V_{AMUX} - V_{TEMP25}) / V_{TEMPCOEFF} + 25$ .

## 14.4 Electrical characteristics

Table 21. AMUX electrical characteristics

 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 3.0 V to 5.5 V, unless otherwise specified.  $I_{AMUX} = -1$  mA to 1 mA, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
AMUX	, <u>2</u>				
V <sub>AMUX_IN</sub>	Input-voltage range for VSUP, VSHS, WAKE1, WAKE2, HVIO1, HVIO2  • AMUX_DIV = 0  • AMUX_DIV = 1	2.5 4.2		22 40	V
V <sub>AMUX_OUT</sub>	AMUX output-voltage range	0.3	-	VDDIO - 0.2	V
R <sub>PD_AMUX</sub>	Output pulldown resistance	100	1000	3000	kΩ
V <sub>AMUX_OFF</sub>	Offset voltage	-7	-	+7	mV
R <sub>AMUX_ACC</sub>	AMUX ratio accuracy  Ratio 1  Ratio 3  Ratio 10.5 (AMUX_DIV = 0)  Ratio 20 (AMUX_DIV = 1)	-0.5 -1.7 -1.9 -1.5	- - -	0.5 1.7 1.9 1.5	%
V <sub>TEMP25</sub>	Temperature sensor voltage at 25 °C	1.31	1.38	1.45	V
V <sub>TEMP_COEFF</sub>	Temperature sensor coefficient	-4.074	-3.880	-3.686	mV/°C
T <sub>AMUX_SET</sub>	Settling time (from 10 % to 90 % of VDDIO, Rs = 220 $\Omega$ , Cout = 10 nF)	-	-	10	us
C <sub>AMUX_OUT</sub>	Output capacitor	-	-	2	nF
R <sub>AMUX_OUT</sub>	Output resistor	-	220	-	Ohm

# 15 I/O interface pins

### 15.1 WAKE1, WAKE2

WAKE pins are high-voltage inputs used as wake-up sources for the device. WAKE inputs can be used alone or in combination with an high-side driver (HSx) for cyclic sensing.

WAKE1 and WAKE2 are wake-up input signals with analog measurement capability through AMUX. For example, WAKE1 can be connected to a switched VBAT (KL15 line) and WAKE2 to the wake-up output of a CAN or FlexRay transceiver. When a WAKE pin is used as a global pin, a capacitor-resistor-capacitor filter is required. See Section 25.


In Normal mode, any event on WAKE1 pin or WAKE2 pin generates a flag (WKx\_I), when not masked (WKx\_M). In Low-Power modes, a wake-up event can be generated on level (high or low) or on a cyclic sense event, depending on WKx WUCFG[1:0] bits.

Wake-up filtering time is configurable by SPI/I<sup>2</sup>C using WKx\_DGLT bits. Internal pulldown and pullup resistors can be enabled, disabled, or configured as cell repeater as per WKxPUPD\_OTP[1:0] bits.

**Note:** Cell-repeater configuration is used to reduce the current consumption. In this configuration, the pullup or pulldown selection follows the state of the internal buffer output after filtering. If the buffer output is low, pulldown resistor is selected. If the buffer output is high, the pullup resistor is selected.

## 15.1.1 WAKE1 as input for Key OFF - Key ON feature

WAKE1 pin can be connected to the ignition signal of the vehicle to implement the Key OFF – Key ON feature. The Key OFF – Key ON feature is enabled via OTP using KEY\_OFFON\_EN\_OTP = 1. When this feature is enabled, the car driver must turn the ignition signal OFF, then ON, to restart the device from fail-safe. As the ignition signal is connected to WAKE1 pin, the device will only exit fail-safe to transition to LPOFF when WAKE1 = 0. In LPOFF, the device will wait for any wake-up event to restart.



#### 15.1.2 Electrical characteristics

Table 22. WAKE12 electrical characteristics

T<sub>A</sub> = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
WAKE1, WAKE2				7	
WAKE12 <sub>VIL</sub>	Digital low-input voltage threshold (falling)	-	-	2.0	V
WAKE12 <sub>VIH</sub>	Digital high-input voltage threshold (rising)	2.97	7-0	-	V
WAKE12 <sub>HYST</sub>	Hysteresis	50	100	400	mV
R <sub>PD_WAKE12</sub>	Pulldown resistance	100	200	400	kΩ
R <sub>PU_WAKE12</sub>	Pullup resistance	100	200	400	kΩ
T <sub>WAKE12_FLT</sub> <sup>[1]</sup>	Wake-up filtering time  • WKx_DGLT = 0  • WKx_DGLT = 1	12 50	15 65	25 80	μs

<sup>[1]</sup> There is no digital filtering when WAKEx input pin is used as a source to control an high-side driver.

## 15.2 HVIO1, HVIO2

HVIO pins are high-voltage input/output. When these pins are used as input, they can be used as wake-up sources for the device, alone or in combination with a high-side driver (HSx) for cyclic sense. When configured as output, the pins provide an open-drain output structure.

#### 15.2.1 HVIO1, HVIO2 used as input

HVIOx pins can be used as simple wake-capable inputs. In this case, when the device is in Normal mode, any event on the HVIO1 or HVIO2 pins generates a flag (HVIOx\_I), when not masked (HVIOx\_M). In Low-Power modes, a wake-up event can be generated on level (high or low) or on a cyclic sense event, depending on HVIOx\_WUCFG[1:0] bits.

When used as a wake-up source, wake-up filtering time is configurable by SPI/I<sup>2</sup>C using HVIOx\_DGLT bits. Internal pulldown and pullup resistors can be enabled, disabled, or configured as cell repeater as per HVIOxPUPD OTP[1:0] bits.

**Note:** Cell repeater configuration is used to reduce the current consumption. In this configuration, the pullup or pulldown selection follows the state of the internal buffer output after filtering. If the buffer output is low, pulldown resistor is selected. If the buffer output is high, the pullup resistor is selected.

When a HVIO pin is used as a global input pin, a a capacitor-resistor-capacitor protection is required. See Section 25.

HVIO1 or HVIO2 can also be configured as FCCU2 input, to provide MCU or external device error detection in combination or independently of FCCU1 pin. This mechanism is detailed in <u>Section 19.3</u>.

#### 15.2.2 HVIO1, HVIO2 used as output

HVIO1 and HVIO2 can be configured as open drain outputs by OTP via HVIOx\_OUT\_EN\_OTP bits. In this case, the output state can be controlled by SPI/I<sup>2</sup>C using HVIOxHI and HVIOxLO control bits.


HVIO1 and HVIO2 default output state can be configured by OTP using HVIOx\_OUT\_DFLT\_OTP. HVIOx can also be assigned to one of the slots (SLOT\_0/1/2) by OTP using HVIOx\_SLOT\_OTP. In this case, during power up, the pin follows the default state as soon as the OTP configuration is loaded in the mirror registers. The pin state is inverted when the configured slot starts. At power down, the pin goes back to its default value when the

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

configured slot starts. See <u>Figure 27</u> as an example of HVIO pins configuration, with HVIO1 default state low and assigned to power sequence slot 1, and HVIO2 default state high assigned to power sequence slot 2.



HVIO1 and HVIO2 pins can also be configured respectively as LIMP1 and LIMP2 pseudo-safety outputs. These functions come in addition to LIMP0 safety output pin, and are described in detail in <u>Section 19.6.6</u>.

#### 15.2.3 Electrical characteristics

Table 23. HVIO12 electrical characteristics

 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
HVIO1, HVIO2					'
HVIO12 <sub>VIL</sub>	Digital low-input voltage threshold (falling)	-	-	2.0	V
HVIO12 <sub>VIH</sub>	Digital high-input voltage threshold (rising)	2.97	0	-	V
HVIO12 <sub>HYST</sub>	Hysteresis	50	100	400	mV
HVIO12 <sub>VOL</sub>	Low-output level (I <sub>OUT</sub> = 2 mA)	-	-	0.4	V
HVIO12 <sub>ILIM</sub>	Current limitation	4	A	22	mA
R <sub>PD_HVIO12</sub>	Pulldown resistance	100	200	400	kΩ
R <sub>PU_HVIO12</sub>	Pullup resistance	100	200	400	kΩ
T <sub>HVIO12_FLT</sub> <sup>[1]</sup>	Wake-up filtering time HVIOx_DGLT = 0 HVIOx_DGLT = 1	12 50	15 65	25 80	μs
T <sub>HVIO12_FALL</sub>	Fall time (external pull up at VUP = 14 V, C <sub>OUT</sub> <sub>HVIO12</sub> = 10 nF)		()	35	μs
T <sub>HVIO12_FALL_nocap</sub>	Fall time (external pull up at VUP = 14 V, no capacitor)	-0-	<b>9</b> '-	10	μs

<sup>[1]</sup> There is no digital filtering when HVIOx input pin is used as a source to control an high-side driver.

## 15.3 LVIO3, LVIO4, LVI5, LVO6

The LVIO3 and LVIO4 pins are low-voltage digital input/output. They can be used as digital input as wake-up sources for the device, or as digital outputs.

The MOSI/LVI5 pin can only be used as digital input, and MISO/LVO6 can only be used as digital output.

#### 15.3.1 LVIO3, LVIO4, LVI5 used as input

The LVIO3, LVIO4, and LVI5 pins can be used as simple wake-capable digital inputs. In this case, when the device is in Normal mode, any event on the LVIO3, LVIO4, or LVI5 pins generates a flag (LVIOx\_I), when not masked (LVIOx\_M). In Low-power ON mode, wake-up events are generated on level (high or low), depending on LVIOx WUCFG bits.

When used as a wake-up source, internal pulldown and pullup resistors can be enabled or disabled as per LVIOxPUPD\_OTP[1:0] bits.

The LVIO3, LVIO4, or LVI5 pins can also be configured as FCCU2 input, to provide MCU or external device error detection in combination or independently of FCCU1 pin. This mechanism is detailed in <u>Section 19.3</u>.

When the SPI communication interface is used, the MOSI/LVI5 pin, is used a MOSI function. See Section 20.2.

## 15.3.2 LVIO3, LVIO4, LVO6 used as output


The LVIO3 and LVIO4 pins can be configured as digital outputs by OTP via LVIOx\_XX\_EN\_OTP bits. The LVIO3 and LVIO4 pins can then be used as high-side driver, low-side driver, push-pull driver or in 3-state, depending on LVIOx\_HS\_EN\_OTP and LVIOx\_LS\_EN\_OTP bits. The LVIO3 and LVIO4 pins' output states can be controlled by SPI/I²C using LVIOxHI and LVIOxLO control bits.

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved

The LVIO3 and LVIO4 default output states can be configured by OTP using LVIOx\_OUT\_DFLT\_OTP. They can also be assigned to one of the power sequence slots (SLOT\_0/1/2) by OTP using LVIOx\_SLOT\_OTP. In this case, during power up, the pin follows the default state as soon as the OTP configuration is loaded in the mirror registers and the pin state is inverted when the configured slot starts. At power down, the pin goes back to its default value when the configured slot starts. See <a href="Figure 28">Figure 28</a> as an example of LVIO pins configuration, with LVIO3 default state low and assigned to SLOT 1, and LVIO4 default state high assigned to SLOT 2.



The LVIO3 and LVIO4 pins can also be configured respectively as LIMP1 and LIMP2 pseudo-safety outputs, for a local use case. These functions come in addition to the LIMP0 safety output pin, and are described in detail in Section 19.6.6.

LVO6 can be used as push-pull driver, with 3-state default condition, when the I<sup>2</sup>C communication interface is used. In this case, it can be controlled by I<sup>2</sup>C using LVO6HI and LVO6LO bits.

When SPI communication interface is used, MOSI/LVO6 pin is used as MISO function. See Section 20.2.

#### 15.3.3 Electrical characteristics

Table 24. LVIOx electrical characteristics

T<sub>A</sub> = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
LVIOx	5' A 'V , /				
LVIO <sub>VIL</sub>	Digital low-input voltage threshold (falling)	-	-	0.3 x VDDIO	V
LVIO <sub>VIH</sub>	Digital high-input voltage threshold (rising)	0.7 x VDDIO	-	-	V
LVIO <sub>HYST</sub>	Hysteresis	100	-	600	mV
LVIO <sub>VOL</sub>	Low-output level (I <sub>OUT</sub> = 2 mA)	-	-	0.4	V
LVIO <sub>VOH</sub>	High-output level (I <sub>OUT</sub> = -2 mA)	VDDIO - 0.4V	-	-	V
LVIO <sub>IQ</sub>	3-state leakage current	-5	-	5	μA
R <sub>PD_LVIO</sub>	Pulldown resistance	100	200	400	kΩ
R <sub>PU_LVIO</sub>	Pullup resistance	100	200	400	kΩ
T <sub>LVIO_FLT</sub> <sup>[1]</sup>	Wake-up filtering time	12	15	25	μs

<sup>[1]</sup> There is no digital filtering when LVIOx input pin is used as a source to control an high-side driver.

# 15.4 I/Os configuration summary

The following table summarizes the available I/Os configurations.

Table 25. I/Os configurations

		Input function				Output function		
Pin	Simple input	Cyclic sense input	FCCU2 input	MOSI input	Simple output	LIMPx output	MISO output	
WAKEx	Yes	Yes	No	No	No	No	No	
HVIO1	Yes	Yes	Yes	No	Yes	Yes (LIMP1)	No	
HVIO2	Yes	Yes	Yes	No	Yes	Yes (LIMP2)	No	
LVIO3	Yes	No	Yes	No	Yes	Yes (LIMP1)	No	
LVIO4	Yes	No	Yes	No	Yes	Yes (LIMP2)	No	
LVI5	Yes	No	Yes	Yes	No	No	No	
LVO6	No	No	No	No	Yes	No	Yes	

#### 15.5 INTB

INTB is an open-drain output pin with internal pullup to VDDIO. This pin generates a pulse when an internal interrupt occurs to inform the MCU. Each interrupt can be masked by setting the corresponding inhibit interrupt.

An INTB pulse can be required for diagnosis by the MCU setting the SPI/I<sup>2</sup>C INTB\_REQ bit in M\_SYS\_CFG register.

#### 15.5.1 Interrupts and wake-up events management

Two types of interruptions must be dissociated:

- The "classic" interrupts used to diagnose the device state and to report events
- The wake-up interrupts used to manage the wake-up from the Low-Power modes

The list of all the interrupts is given in Table 26.

The "classic" interrupts are maskable. If the interrupts are not masked, a pulse will be generated on the INTB pin. Out of Normal mode, most of these interrupt flags will not be generated, because the monitoring functions associated will be disabled. In addition, the WKx\_I, HVIOx\_I, LVIOx\_I, and LVI5\_I flags are not generated out of Normal mode.

The I/Os are considered as wake-up sources, with the CAN, LIN, and LDT. A wake-up event on these functions will generate a non-maskable wake-up flag (xxxx\_WU\_I). An interrupt pulse will be generated on INTB if the wake-up source is enabled following SPI/I<sup>2</sup>C configuration (xxxx\_WUEN[1:0] bits). Each wake-up source can be configured to generate an interrupt, a transition to Normal mode, or both.

In LPON mode, if a wake-up event occurs and the wake-up source is enabled, an interrupt is generated, and/ or the device transitions to Normal mode. If only the interrupt generation is enabled, it is the MCU's decision to request a transition to Normal mode or not, via GO2NORMAL SPI/I<sup>2</sup>C bit.

In LPOFF mode, if a wake-up event occurs and the wake-up source is enabled, the device transitions to Normal mode.

## 15.5.2 Electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Table 26. INTB electrical characteristics

Symbol	Parameter	Min	Тур	Max	Unit
Interrupt pin			•		
INTB <sub>PULL-up</sub>	Internal pullup resistor to VDDIO	5	10	20	kΩ
INTB <sub>VOL</sub>	Low-output level (I <sub>OUT</sub> = 2 mA)	-	(-)	0.4	V
INTB <sub>VOH</sub>	High-output level	VDDIO - 0.5V	A	3-	V
INTB <sub>ILIM</sub>	INTB current limitation	4.0	QV-, 1	20	mA
T <sub>INTB_PULSE</sub>	Pulse duration INTB_DUR = 0 (short) INTB_DUR = 1 (long)	17.5 70	25.0 100	32.5 130	μs
T <sub>INTB_TO</sub>	INTB timeout for wake-up event	8	10	12	ms
T <sub>INTB_DLY</sub>	Delay between INTB_REQ command reception and INTB pulse start	36	40	44	μs

Table 27. List of interrupts from main logic

Interrupt	Description	Mask/Enable
Event interrupt		,
VSUP_UV_I	VSUP undervoltage	VSUP_UV_M
VSUP_OV_I	VSUP overvoltage	VSUP_OV_M
VSHS_UV_I	VSHS undervoltage	VSHS_UV_M
VSHS_OV_I	VSHS overvoltage	VSHS_OV_M
V1TWARN_I	V1 high-temperature warning	V1TWARN_M
VxTSD_I	Vx overtemperature (x = 1, 2, 3)	VxTSD_M
VxOC_I	Vx overcurrent (x = 1, 2, 3)	VxOC_M
VxOV_I	Vx overvoltage ( $x = 0,1,2,3$ )	VxOV_M
VxUV_I	Vx undervoltage (x = 0,1, 2, 3)	VxUV_M
WKx_I	WAKEx state change in Normal mode (x = 1, 2)	WKx_M
HVIOx_I	HVIOx state change in Normal mode (x = 1, 2)	HVIOx_M
LVIOx_I	LVIOx state change in Normal mode (x = 3, 4)	LVIOx_M
LVI5	MOSI/LVI5 state change in Normal mode	LVI5_M
LDT_I	Long duration timer event	LDT_M
WAKEx_OL_I	WAKEx open load when used for cyclic sense (x = 1, 2)	WAKEx_OL_M
HVIOx_OL_I	HVIOx open load when used for cyclic sense (x = 1, 2)	HVIOx_OL_M
HS12_TSD_I	HS1 or HS2 overtemperature	HS12_TSD_M
HS34_TSD_I	HS3 or HS4 overtemperature	HS34_TSD_M
HSx_OC_I	HSx overcurrent (x = 1, 2, 3, 4)	HSx_OC_M
HSx_OL_I	HSx open load (x = 1, 2, 3, 4)	HSx_OL_M
CAN_TSD_I	CAN overtemperature	CAN_TSD_M

Table 27. List of interrupts from main logic...continued

Table 27. List of lift	errupts from main logiccontinued	
CAN_TXD_TO_I	CAN dominant timeout	CAN_TXD_TO_M
LIN_TSD_I	LIN overtemperature	LIN_TSD_M
LIN_TXD_TO_I	LIN dominant timeout	LIN_TXD_TO_M
LIN_SC_I	LIN short circuit timeout	LIN_SC_M
FCCU12_I	FCCU1 and FCCU2 error in bi-stable protocol	FCCU12_M
FCCUx_I	FCCUx error when used independently (x = 1, 2)	FCCUx_M
WD_NOK_I	Watchdog refresh error	WD_NOK_M
INIT_CRC_NOK_I	INIT registers CRC error	INIT_CRC_NOK_M
Configurable wake-up	event interrupt	A 07
WKx_WU_I	WAKEx wake-up event (x = 1, 2)	WKx_WUEN[1:0]
HVIOx_WU_I	HVIOx wake-up event (x = 1, 2)	HVIOx_WUEN[1:0]
LVIOx_WU_I	LVIOx wake-up event (x = 3, 4)	LVIOx_WUEN[1:0]
LVI5_WU_I	MOSI/LVI5 wake-up event (when I2C is used)	LVI5_WUEN[1:0]
CAN_WU_I	CAN wake-up event	CAN_WUEN[1:0]
LIN_WU_I	LIN wake-up event	LIN_WUEN[1:0]
LDT_WU_I	Long duration timer wake-up event	LDT_WUEN[1:0]
Non-configurable wak	e-up event interrupt	
GO2NORMAL_WU	SPI/I <sup>2</sup> C GO2NORMAL wake-up event	None
INT_TO_WU	Interrupt timeout wake-up event	None
V1_UVLP_WU	V1 undervoltage wake-up event in LPON	None
WD_OFL_WU	Watchdog error counter overflow wake-up event	None
EXT_RSTB_WU	External reset wake-up event	None

# 16 High-side drivers

## 16.1 Functional description

The FS23 provides four high-side drivers, supplied by VSHS supply voltage. Each high-side driver (HSx) can be used to drive loads, such as LEDs, or to perform cyclic sense in combination with a high-voltage input (WAKEX, HVIOX).

Each HSx can be controlled by different sources, configurable by SPI/I<sup>2</sup>C (HSx\_SRC\_SEL):

- HSx\_EN and HSx\_DIS SPI/I<sup>2</sup>C control bits
- Any input (WAKEx, HVIOx, LVIOx, LVI5)
- One of the TIMERx (x = 1, 2, 3) for cyclic sense
- One of the PWMx (x = 1, 2, 3) for LED driving

Undervoltage and overvoltage is implemented on the HSx supply VSHS. In case of under/overvoltage detection, all the HSx are kept enabled or disabled depending on SPI/I<sup>2</sup>C configuration via HS\_VSHSUV\_DIS and HS\_VSHSOV\_DIS bits. When the HSx are disabled because of a UV/OV on VSHS, an automatic recovery of the HSx functions is possible if enabled via HS\_VSHSUVOV\_REC bit. If not, the MCU will enable the HSx again.

The HSx are monitored by pair for overtemperature. If the temperature of HS1 or HS2 rises above the overtemperature threshold, HS12\_TSD\_I flag is generated. If the temperature of HS3 or HS4 rises above the overtemperature threshold, HS34\_TSD\_I flag is generated.

All four HSx are also monitored individually for overcurrent (short-circuit detection) and open load. When an overcurrent is detected, a flag is generated (HSx\_OC\_I) and the concerned high-side driver is disabled. When an open load is detected, a flag is generated (HSx\_OL\_I).

#### 16.2 LED driving


The high-side drivers can be used to drive LEDs, with one of the three PWMs configured as source. The frequency of each PWM is configurable between 200 Hz and 400 Hz (PWMx\_F), and the duty cycle is configurable on 10 bits from 0 % to 100 % (PWMx\_DC[9:0]). A configurable delay (PWMx\_DLY) can be applied to both the rising and falling edges of each PWMx in order to limit the inrush current on VSHS supply if multiple HSx are used with a PWM at the same time. LED driving is controlled by SPI/I<sup>2</sup>C using PWMx\_EN bits.

# 16.3 Cyclic sense


The high-side drivers can be used for cyclic sense, with one of the three TIMERs configured as source and one of the high-voltage inputs among WAKE1, WAKE2, HVIO1, and HVIO2 configured as a sensing input.

Cyclic sense is enabled by SPI/I<sup>2</sup>C using TIMx\_EN bits. Both the period and the ON time of each TIMER are configurable by SPI/I<sup>2</sup>C using TIMERx\_PER[2:0] and TIMERx\_ON[3:0] bits. The period is configurable from 10.24 ms to 2048 ms and the ON time is configurable from 0.128 ms to 204.8 ms. A configurable delay (TIMERx\_DLY) can be added to both the rising and falling edges of each TIMERx in order to limit the inrush current on the VSHS supply if multiple HSx are used with a TIMER at the same time.

When used for cyclic sense, an HSx is turned ON following the ON time of the associated TIMERx. At the end of each ON time, at each falling edge, the state of the high-voltage input pin is sampled and stored for one period. If two successive samples show different states, a flag is generated. See Figure 29.



External components, a serial resistor, and a capacitor-resistor-capacitor filter, are necessary to limit the current delivered by the high-side driver and protect the high-voltage input pin, used as a global input. See <u>Section 25</u> for more details.



A dedicated open-load detection is implemented to detect hardware disconnection between the HSx and the associated input pin when cyclic sense is enabled. The overtemperature and overcurrent monitoring features are also active in Cyclic Sense mode. If any of these faults occurs, the functionality is disabled, and depending on HS\_FLT\_WU\_FORCE bit, the device can be forced to wake up.

## 16.4 Electrical characteristics

Table 28. High-Side drivers electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSHS = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
HSx static char	acteristic				
R <sub>DSON_HSx</sub>	Static drain source ON resistance	-	2-0	9	Ω
∆R <sub>DSON_HSx</sub>	Static drain source ON resistance matching between two HSx	-	3	10	%
Іои_нѕх	Incremental current consumption when powering each HS driver (Tj = 85 °C)	-	60. 1	60	μA
I <sub>Q_HSx</sub>	High-side leakage current, Tj < 85 °C, VSHS<18V	- (	54- 6	2	μA
l <sub>oc_hsx</sub>	Overcurrent shutdown threshold	150	1.00	380	mA
I <sub>OL_HSx</sub>	Open-load detection threshold	0.4		3.0	mA
I <sub>MAX_REV_HSx</sub>	Maximum allowable reverse current	-450	6	-	mA
I <sub>HSx_CYS</sub>	Cyclic sense current consumption (Tj = 85 °C), HS1 used for cyclic sense, 20ms period, 0.1ms on-time, no load on HS1		S <sup>7</sup> -	30	μА
HSx dynamic cl	haracteristic	7			
T <sub>SRON_HSx</sub>	Slew rate rising (from HSx = 2 V to VSHS - 2V), VSHS = 9 V to 18 V, I <sub>OUT</sub> = 60 mA	0.8	-	2.5	V/µs
T <sub>SROFF_HSx</sub>	Slew rate falling (from HSx = 2 V to VSHS - 2 V), VSHS = 9 V to 18 V, I <sub>OUT</sub> = 60 mA	-2.5	-	-0.8	V/µs
T <sub>SWON_HSx</sub>	Switch ON time (from SPI/I <sup>2</sup> C command to HSx = VSHS - 1V), VSHS = 9V to 18V, I <sub>OUT</sub> = 60 mA	3	-	30	μs
T <sub>SWOFF_HSx</sub>	Switch OFF time (from SPI / I <sup>2</sup> C command to HSx = 1V), VSHS = 9 V to 18 V, I <sub>OUT</sub> = 60 mA	3	-	30	μs
T <sub>OC_FILT_HSx</sub> [1]	Overcurrent filtering time	8	12	25	μs
T <sub>OC_BLK_HSx</sub>	Overcurrent blanking time	25	30	35	μs
T <sub>OL_FILT_HSx</sub>	Open-load filtering time	50	70	105	μs
T <sub>OL_BLK_HSx</sub>	Open-load blanking time	25	30	35	μs
HSx external co	omponent				
C <sub>OUT_HSx</sub>	Output capacitor for one HSx	10	-	47	nF
TIMERx	70,27				
T <sub>START_TIMER</sub>	TIMERx activation delay	-	-	5	ms
TIMER <sub>PER_ACC</sub>	TIMERx period accuracy	-10	-	10	%
	TIMERx ON time accuracy (TIMERx_ON = 0001)	-10	-	35	%
TIMER <sub>TON_ACC</sub>	TIMERx ON time accuracy (TIMERx_ON = 0010)	-10	-	24	%
	TIMERx ON time accuracy (TIMERx_ON = 0011)	-10	-	15	%

Table 28. High-Side drivers electrical characteristics...continued

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSHS = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
	TIMERx ON time accuracy (TIMERx_ON > 0001)	-10	-	12	%
TIMER <sub>DLY_ACC</sub>	TIMERx delay accuracy	-10	-	10	%
PWMx			0.		
F <sub>PWM</sub>	PWMx frequency PWMx_F = 0 PWMx_F = 1	180 360	200 400	220 440	Hz
D <sub>PWM</sub>	PWMx duty cycle (accuracy valid for duty cycles above 5 %)	90*(PWMx_ DC/1000)	100*(PWMx_ DC/1000)	110*(PWMx_ DC/1000)	%
PWM <sub>DLY_ACC</sub>	PWMx delay accuracy	-10	- 0	10	%

<sup>[1]</sup> On resistive short-circuit.


# 17 Long duration timer

The FS23 features a long duration timer (LDT). The timer is configurable by SPI/I<sup>2</sup>C and can operate in Normal and in Low-Power modes.

The FS23 provides several functions and offers a wide range of configurable counting periods, as well as a calibration mechanism for oscillator compensation.

The timer can be activated in Normal mode and all prescaler options can be selected to allow timer circuitry verification.

The timer is based on a 24-bit counter, with a 1 MHz/64-input clock, allowing a 1.0 second time base.



In Normal mode operation, the timer can count up to 194 days, with 1 second resolution. In Calibration mode, the prescaler 2 is bypassed and the timer can count up to 36 minutes, with 128 µs resolution.

Table 29. Long duration timer characteristics

Mode	Input clock frequency	Input clock period	Prescaler	Counter resolution	Max c	ount
Operation	1 MHz	1 µs	64 x 15625	1.0 s	4660 Hrs	194 days
Calibration	1 MHz	1 µs	64 x 2	128 µs	2160 s	36 min

The LDT has two modes of operation based on the prescaler used during the count.

- When LDT MODE = 0, the LDT is set in long count mode.
- When LDT\_MODE = 1, the LDT is set in short count mode.

The LDT AFTER RUN[15:0] bits are used to set or to read the after-run target value in Normal mode.

The LDT\_WUP\_H[7:0] and the LDT\_WUP\_L[15:0] bits is used to set or to read the wakeup target value, in combination with the LDT\_SEL bit:

- LDT\_WUP\_H[7:0] contains the eight most significant bits of the wake-up target value.
- LDT WUP L[15:0] contains the 16 least significant bits of the wake-up target value.

FS23 data sheet

All information provided in this document is subject to legal disclaimers

© 2023 NXP B.V. All rights reserved

The LDT\_SEL bit allows the MCU to either set/read the wake-up target value or to read the current value of the 24 bit LDT counter in the LDT\_WUP\_H[7:0] and the LDT\_WUP\_L[15:0] bits.

- When LDT\_SEL = 0, the MCU can read or write the wake-up target value in the LDT\_WUP\_H[7:0] and the LDT\_WUP\_L[15:0] bits.
- When LDT\_SEL = 1, the MCU can read the counter current value (running or not).

The LDT EN bit is provided to start the LDT timer operation:

- When LDT EN = 0, the LDT is disabled.
- When LDT\_EN = 1, the LDT starts counting as defined in the M\_LDT\_CTRL and M\_LDT\_CFGx registers.

The LDT2LP bit selects which Low-power mode (LPON or LPOFF) it needs to go once the after-run timer is expired, when timer function 2 or 3 is selected.

- When LDT2LP = 0, the device goes into LPOFF mode when the after-run timer expires.
- When LDT2LP = 1, the device goes into LPON mode when the after-run timer expires.
- When timer function 4 or 5 is selected and the LDT\_EN = 1, the LDT does not start any count until the device enters the corresponding Low-Power mode.

# 17.1 Calibration procedure

The calibration principle consists of activating the counter for a specific duration and comparing the timing given by the LDT with the MCU's accurate clock and timing. Once the timer expires, the MCU reads back the final timer value and compares it that value with its own accurate time of activation to calculate a time offset. It is recommended to perform the calibration between -20 °C and 85 °C.

#### Calibration example:

- 1. Set the Timer mode to short count. Select the timer function 1. Set the after-run value at 65535 (~8.4 s).
- 2. Start the counter.
- 3. Read the counter when the MCU RTC reaches 7 s (must be less than 7.5 s with ±10.0 % oscillator accuracy).
- 4. If the oscillator period is at the exact typical value (absolutely no deviation error), the expected reading is 54688.
- 5. The exact reading is used to compute the error correction factor ECF = exact reading/expected reading.
- ECF < 1 if the oscillator is faster than the exact typical value.
- ECF > 1 if the oscillator is slower than the exact typical value.

After calibration, the new after-run or wake-up values to set the counter are "after run x ECF" and "wake-up x ECF".

#### 17.2 Timer functions

Table 30. LDT functions

LDT_FNCT[2:0]	LDT Function
000	Function 1: In Normal mode, count and generate a flag or an interrupt when the counter reaches the after-run value.
001	Function 2: In Normal mode, count until the counter reaches the after-run value and enters Low-Power mode.
010	Function 3: In Normal mode, count until the counter reaches the after-run value and enters Low-Power mode. Once in Low-Power mode, count until the counter reaches the wake-up value and wakes up.

Table 30. LDT functions...continued

LDT_FNCT[2:0]	LDT Function
011	<b>Function 4:</b> In Low-Power mode, count until the counter reaches the wake-up value and wakes up.
100	<b>Function 5:</b> In Low-Power mode, count and do not wake up unless the counter overflow occurs or if the device wakes up by wake-up input source.




Figure 32. Long Duration Timer functions

## 17.3 Electrical characteristics

Table 31. Long duration timer characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 18.0 V, unless otherwise specified. All voltages referenced to ground.


Symbol	Description	Min	Тур	Max	Unit
F <sub>IN_CLK_LDT</sub>	Long duration timer source clock (1 MHz/64)	_ 🔾	15.625	-	kHz
T <sub>BASE_LDT</sub>	LDT_MODE = 0 (long)		1 128		s µs
I <sub>Q_LDT_85</sub>	Long duration timer quiescent current consumption (Tj = 85 °C)	0 - 2	2	5	μA
I <sub>Q_LDT_125</sub>	Long duration timer quiescent current consumption (Ta = 125 °C)	-2	5	10	μA
LDT <sub>ACC1</sub>	Long duration timer accuracy without calibration	-10	-	10	%
LDT <sub>ACC2</sub>	In LPOFF or LPON states Including one month aging drift (max) Including temperature drift	-5	-	5	%
LDT <sub>DRIFT</sub>		-1	-	1	%

# 18 Physical layers

#### 18.1 CAN FD transceiver

The FS23 device includes a 2 Mbps capable, integrated CAN FD transceiver, developed in compliance with the ISO 11898-2:2016 and SAE J2284 standards and SAE J2962-2 (2019) and IEC 62228-3 (2019) for EMC performance. The CAN transceiver is 5 Mbps compatible from electrical point of view. It provides the physical interface between the CAN protocol controller of an MCU and the physical CAN bus.


The CAN FD transceiver bus driver is supplied internally by the V3 regulator.



#### 18.1.1 CAN operating modes

The CAN transceiver has four modes: Off, Wake Capable, Listen Only, and Active. The Listen Only and Active modes are only available when the device is in Normal mode. In Low-Power modes, the transceiver can be in kept in Wake Capable mode in order to be used as a wake-up source for the device and the module.

By default, the CAN FD transceiver is disabled (set to Offline mode) when one of the safety outputs RSTB, FS0B, or LIMP0 is asserted in Normal mode. This can be configured by SPI/I<sup>2</sup>C using CAN\_FS\_DIS bit.



#### 18.1.1.1 CAN Off mode

When the CAN mode is set to 2b'00 and the CAN wake-up capability is disabled, or if the device is not in Normal mode (that is, in LPON or LPOFF modes) and the wake-up capability is disabled, the CAN transceiver is in Off mode.

In this mode, the normal and low-power receivers and the transmitter of the CAN transceiver are disabled, the CANH and CANL pins are set high ohmic, and the CANRXD pin is driven high.


## 18.1.1.2 CAN Wake Capable mode

The CAN transceiver is in Wake Capable mode as soon as the CAN mode is different from 2b'00 or as soon as the wake-up capability of the CAN is enabled, regardless of the device state once powered-up.

In this mode, the CAN transmitter and the CAN normal receiver are disabled, only the low-power wake-capable receiver is enabled to allow wake-up pattern detection and device wake-up. The CANH and CANL pins are biased to ground via the Common mode input resistor  $R_{\text{CAN IN CM}}$  and the CANRXD pin is driven high.

### 18.1.1.3 CAN wake up

When the CAN transceiver is in Wake Capable mode, a valid CAN wake up is detected when a dominant – recessive – dominant pattern is observed on the CAN bus, where the dominant and recessive phases are longer than  $T_{CAN\_WU\_FILT}$ . The total pattern is valid only if it is shorter than the wake-up timeout time  $T_{CAN\_WU\_TO}$ .



## 18.1.1.4 CAN Listen Only mode

The CAN transceiver Listen Only mode is entered from Wake Capable mode when CAN mode is set to 2b'01 or when CAN mode is set to 2b'10 or 2b'11 and CANTXD is low (bus dominant) for more than T<sub>CAN\_DOM\_TO</sub>. The device must be in Normal mode and no undervoltage on V3 can be detected.


In this mode, CANH and CANL pins are biased to  $0.5 \times V3$  and CANTXD is maintained high by an internal pullup resistor R<sub>CANTXD</sub> <sub>PU</sub> connected to VDDIO.

The low-power wake-up receiver and the transmitter are disabled. Only the normal receiver is enabled. The device is only able to report the bus level to the CANRXD pin. The device is not able to transmit information from TXD to the bus.

#### **18.1.1.5 CAN Active mode**

The CAN transceiver Active mode is entered from Wake Capable or Listen Only mode when CAN mode is set to 2b'10 or 2b'11 and CANTXD is high (bus recessive). The device must be in Normal mode and no undervoltage on V3 must be detected. When a TSD or a CAN dominant timeout is detected, the transceiver goes back to Listen Only mode and the transmitter is disabled.

In this mode, the normal receiver and the transmitter are enabled, and the low-power receiver is disabled. The device can transmit information from CANTXD to the CAN bus and report the bus level to the CANRXD pin.



## 18.1.2 Electrical characteristics

Table 32. CAN FD transceiver characteristics

 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. V3 = V3UV to 5 V, unless otherwise specified. VDDIO = 3 V to 5.5V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
CANTXD					
Static characteris	etics				
V <sub>CANTXD</sub> IH	CANTXD input threshold high	-	-	0.7 x VDDIO	V
V <sub>CANTXD_IL</sub>	CANTXD input threshold low	0.3 x VDDIO	-	-	V
R <sub>CANTXD_PU</sub>	CANTXD pullup resistance	100	200	400	kΩ
CANRXD	2 7 2 2	'		-	
V <sub>CANRXD_OH</sub>	CANRXD output high level relative to VDDIO, I <sub>OUT</sub> = -2 mA	0.8 x VDDIO	-	-	V
V <sub>CANRXD_OL</sub>	CANRXD output low level relative to VDDIO, I <sub>OUT</sub> = 2 mA	-	-	0.2 x VDDIO	V
CAN Bus	A. O. W. S. V.				
V <sub>CAN_DIFF_MAX</sub>	CAN maximum rating for V <sub>DIFF</sub>	-5	-	10	V
V <sub>CANH_OUT_DOM</sub>	CAN dominant output voltage on pin CANH, Active mode $R_L$ = 50 $\Omega$ to 65 $\Omega$	2.75	3.50	4.50	V
V <sub>CANL_OUT_DOM</sub>	CAN dominant output voltage on pin CANL, Active mode $R_L$ = 50 $\Omega$ to 65 $\Omega$	0.50	1.50	2.25	V

Table 32. CAN FD transceiver characteristics...continued

 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. V3 = V3UV to 5 V, unless otherwise specified. VDDIO = 3 V to 5.5V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
V <sub>CAN_OUT_SYM</sub>	CAN output voltage symmetry ( $V_{CANH} + V_{CANL}$ ), Active mode, $F_{CANTXD} = 1$ MHz (2 Mbps), $R_L = 60~\Omega$ , C1 = 4.7 nF	0.9 x V3	1 x V3	1.1 x V3	V
V <sub>CAN_OUT_CM_PK</sub>	CAN Common mode peak-to-peak voltage, Active mode		-	300	mV
V <sub>CAN_OUT_DIFF_DOM</sub>	CAN bus differential output voltage, Active mode, dominant state, V3 = 4.75 V to 5.5 V, $R_L$ = 50 $\Omega$ to 65 $\Omega$	1.5	2.0	3.0	V
	CAN bus differential output voltage, Active mode, dominant state, V3 = 4.75 V to 5.5 V, $R_L$ = 45 $\Omega$ to 75 $\Omega$	1.4	2.0	3.3	V
	CAN bus differential output voltage, Active mode, dominant state, V3 = 4.75 V to 5.5 V, $R_L$ = 2240 $\Omega$	1.5	) <del>-</del>	5.0	V
V <sub>CAN_OUT_DIFF_REC</sub>	CAN bus differential output voltage, Active mode and Recessive state, or Listen Only mode, or Wake Capable mode, V3 = 4.75 V to 5.5 V, no load, C1 = C2 = CCANRXD = 0 pF	-50	-	50	mV
V <sub>CAN_OUT_REC_ACT</sub>	CAN recessive output voltage, Active mode, no load	2	-	3	V
V <sub>CAN_OUT_REC_WC</sub>	CAN recessive output voltage, Wake Capable mode, no load	-0.1	0	0.1	V
V <sub>CAN_OUT_DIFF_REC</sub>	CAN bus differential output voltage, Wake Capable mode, Recessive state, no load	-0.2	0	0.2	V
V <sub>CAN_OUT_REC_LO</sub>	CAN recessive output voltage, Listen Only mode, no load, V3 = 0 V	2.0	2.5	3.0	V
V <sub>CAN_IN_DIFF</sub>	CAN differential receiver threshold voltage, Active or Listen Only mode	0.5	0.7	0.9	V
V <sub>CAN_IN_DIFF_LP</sub>	CAN differential low-power receiver threshold voltage, Wake Capable mode	0.4	0.7	1.15	V
V <sub>CAN_IN_DIFF_HYST</sub>	CAN differential receiver hysteresis voltage, Active or Listen Only mode	50	200	400	mV
Vcan_in_diff_rec	CAN Recessive state differential input voltage range, Active or Listen Only mode, $V_{CANH}$ = -12 V to 12 V, $V_{CANL}$ = -12 V to 12 V	-4	-	0.5	V
	CAN recessive state differential input voltage range, no biasing, $V_{CANH}$ = -12 V to 12 V, $V_{CANL}$ = -12 V to 12 V	-4	-	0.4	V
Vcan_in_diff_dom	CAN Dominant state differential input voltage range, Active or Listen Only mode, $V_{CANH}$ = -12 V to 12 V, $V_{CANL}$ = -12 V to 12 V	0.9	-	9.0	V
	CAN dominant state differential input voltage range, no biasing, V <sub>CANH</sub> = -12 V to 12 V, V <sub>CANL</sub> = -12 V to 12 V	1.1	-	9.0	V
R <sub>CAN_IN_CM</sub>	CAN Common mode input resistance, Active mode, $V_{CANH}$ = -2 V to 7 V, $V_{CANL}$ = -2 V to 7 V	6	-	50	kΩ
R <sub>CAN_IN_DIFF</sub>	CAN differential input resistance, $V_{CANH}$ = -2 V to 7 V, $V_{CANL}$ = -2 V to 7 V	12		100	kΩ
ΔR <sub>CAN_IN</sub>	CAN input resistance deviation, V <sub>CANH</sub> = V <sub>CANL</sub> = 5 V	-3	-	3	%
C <sub>CAN_IN_CM</sub>	CAN Common mode input capacitance	-	-	20	pF
C <sub>CAN_IN_DIFF</sub>	CAN differential input capacitance	-	-	10	pF

Table 32. CAN FD transceiver characteristics...continued

 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. V3 = V3UV to 5 V, unless otherwise specified. VDDIO = 3 V to 5.5V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
I <sub>CANH_OUT_SC</sub>	CANH short circuit output current, Active mode, Dominant state, V3 = 5 V, V <sub>CANH</sub> = -15 V to 27 V	-115	7 -	-	mA
I <sub>CANL_OUT_SC</sub>	CANL short circuit output current, Active mode, Dominant state, V3 = 5 V, V <sub>CANL</sub> = -15 V to 27 V	0	200	115	mA
I <sub>CAN_OUT_REC</sub>	CAN recessive output current, Recessive state, V <sub>CANH</sub> = V <sub>CANL</sub> = -27 V to 32 V	-3	) ()	3	mA
I <sub>CAN_ACT_DOM</sub>	CAN current consumption, Active mode, Dominant state, Tj = 150 °C, V3 = 5 V	23	39	60	mA
CAN_ACT_REC	CAN current consumption, Active mode, Recessive state, Tj = 150 °C, V3 = 5 V	10	4	7	mA
I <sub>CAN_WU</sub>	CAN current consumption, wake-up capability, Tj = 85 °C, VBOS = 5 V	1.5	3	7	μA
I <sub>QCANH</sub>	CAN input leakage current, V <sub>CANH</sub> = 5 V, all supply inputs connected to GND	-10	-	10	μΑ
I <sub>QCANL</sub>	CAN input leakage current, V <sub>CANL</sub> = 5 V, all supply inputs connected to GND	-10	-	10	μA
Dynamic character	istics				
T <sub>CAN_EN</sub>	Setup time needed when going to Active mode of the transceiver before sending data.	15	17	19	μs
T <sub>CAN_DOM_TO</sub>	CAN CANTXD dominant timeout time	0.8	-	9.0	ms
T <sub>CAN_LOOP</sub>	CAN loop delay time from CANTXD to CANRXD, $C_{CANRXD} = 15 \text{ pF, } R_{CAN} = 45 \Omega \text{ to } 70 \Omega, C_{CAN} = 100 \text{ pF,} \\ F_{CANTXD} < 2.5 \text{ MHz}$	-	-	255	ns
T <sub>CAN_TX2BUS_DOM</sub>	CAN delay time from CANTXD to bus dominant	-	-	127.5	ns
T <sub>CAN_TX2BUS_REC</sub>	CAN delay time from CANTXD to bus recessive	-	-	127.5	ns
T <sub>CAN_BUS2RX_DOM</sub>	CAN delay time from bus dominant to CANRXD	-	-	127.5	ns
T <sub>CAN_BUS2RX_REC</sub>	CAN delay time from bus recessive to CANRXD	-	-	127.5	ns
T <sub>CAN_BIT_RX_2M</sub>	CAN received recessive bit width @ 2 Mbps, $R_L$ = 60 $\Omega$ , $C_{CANRXD}$ = 15 pF, $C_1$ = 0 nF , $C_2$ = 100 pF	400	500	550	ns
T <sub>CAN_BIT_RX_5M</sub>	CAN received recessive bit width @ 5 Mbps, $R_L$ = 60 $\Omega$ , $C_{CANRXD}$ = 15 pF, $C_1$ = 0 nF , $C_2$ = 100 pF	120	200	220	ns
T <sub>CAN_BIT_BUS_2M</sub>	CAN transmitted recessive bit width @ 2 Mbps, $R_L$ = 60 $\Omega$ , $C_{CANRXD}$ = 15 pF, $C_1$ = 0 nF , $C_2$ = 100 pF	435	500	530	ns
T <sub>CAN_BIT_BUS_5M</sub>	CAN transmitted recessive bit width @ 5 Mbps, $R_L$ = 60 $\Omega$ , $C_{CANRXD}$ = 15 pF, $C_1$ = 0 nF , $C_2$ = 100 pF	155	200	210	ns
ΔT <sub>CAN_BIT_RXBUS_2M</sub>	CAN receiver timing symmetry @ 2 Mbps, $R_L$ = 60 $\Omega$ , $C_{CANRXD}$ = 15 pF, $C_1$ = 0 nF , $C_2$ = 100 pF	-65	-	40	ns
$\DeltaT_{CAN\_BIT\_RXBUS\_5M}$	CAN receiver timing symmetry @ 5 Mbps, $R_L$ = 60 $\Omega$ , $C_{CANRXD}$ = 15 pF, $C_1$ = 0 nF , $C_2$ = 100 pF	-45	-	15	ns

Table 32. CAN FD transceiver characteristics...continued


 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. V3 = V3UV to 5 V, unless otherwise specified. VDDIO = 3 V to 5.5V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
T <sub>CAN_WU_FILT</sub>	CAN recessive/dominant filter time for wake-up	0.5	1.4	1.8	us
T <sub>CAN_WU_TO</sub>	CAN wake-up timeout time	0.8	-	10.0	ms

#### 18.2 LIN transceiver

The FS23 device includes an integrated LIN transceiver, developed in compliance with the LIN 2.2a (ISO 17987-4) and SAE-J2602-2 standards, SAE J2962-1 (2019), and IEC 62228-2 (2016) for EMC performance. It provides the physical interface between the LIN controller of an MCU and the physical LIN bus.


The LIN transceiver bus driver is supplied by VSHS supply input. Depending on the OTP configuration via VSHS\_UV\_DIS\_OTP bit, the transceiver is deactivated or kept on in case of VSHS\_UV (5 V). It can operate up to VSHS = 28 V.



## 18.2.1 LIN operating modes

The LIN transceiver has four modes: Off, Wake Capable, Listen Only, and Active. The Listen Only and Active modes are only available when the device is in Normal mode. In Low-Power modes, the transceiver can be in kept in Wake Capable mode in order to be used as a wake-up source for the device and the module.

By default, the LIN transceiver is disabled (set to Offline mode) when one of the safety outputs RSTB, FS0B, or LIMP0 is asserted. This can be configured by SPI/I<sup>2</sup>C using LIN\_FS\_DIS bit.



### 18.2.1.1 LIN Off mode

When the LIN mode is set to 2b'00 and the LIN wake-up capability is disabled, or if the device is not in Normal mode (that is, in LPON or LPOFF modes) and the wake-up capability is disabled, the LIN transceiver is in Off mode.

In this mode, the normal and low-power receivers and the transmitter of the LIN transceiver are disabled, the LIN pin is set high ohmic, and the LINRXD pin is driven high.


### 18.2.1.2 LIN Wake Capable mode

The LIN transceiver is in Wake Capable mode as soon as the LIN mode is different from 2b'00 or as soon as the wake-up capability of the LIN is enabled, regardless of the device state once powered up.

In this mode, the LIN transmitter and the LIN normal receiver are disabled. Only the low-power wake-capable receiver is enabled to allow wake-up pattern detection and device wake-up. The LINRXD pin is driven high (to VDDIO).

### 18.2.1.3 LIN wake up

A LIN wake-up event is detected when a low level on LIN bus is detected for at least T<sub>LIN\_DOM\_WU</sub> and is followed by a rising edge.



# 18.2.1.4 LIN Listen Only mode

The LIN transceiver Listen Only mode is entered from Wake Capable mode when LIN mode is set to 2b'01 or when LIN mode is set to 2b'10 or 2b'11 and LINTXD is low (bus dominant). The device must be in Normal mode.

The low-power wake-up receiver and the transmitter are disabled. Only the normal receiver is enabled. The device is only able to report the bus level to the LINRXD pin. The device is not able to transmit information from LINTXD to the bus.


#### 18.2.1.5 LIN Active mode

The LIN transceiver Active mode is entered from Wake Capable or Listen Only mode when LIN mode is set to 2b'10 or 2b'11 and LINTXD is high. The device must be in Normal mode.

In Active mode, the normal receiver and the transmitter are enabled, and the low-power receiver is disabled. The device can transmit information from LINTXD to the LIN bus and report the bus level to the LINRXD pin.

In this mode, the slope control feature is available by setting LIN\_SLOPE to 2b'10, in order to reduce electromagnetic emissions.

When a TSD or a LIN dominant timeout or a short circuit is detected, the transceiver goes back to Listen Only mode and the transmitter is disabled. After a short circuit or a dominant timeout, the transmitter is enabled again by a rising edge on LINTXD pin.



## 18.2.2 Electrical characteristics

#### Table 33. LIN transceiver characteristics

 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSHS = VSHS\_UV to 28V, unless otherwise specified. VDDIO = 3V to 5.5V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
LINTXD	7 7 7 6			-	
Static characte	ristics				
V <sub>LINTXD_IH</sub>	LINTXD input threshold high	-	-	0.7 x VDDIO	V
V <sub>LINTXD</sub> _IL	LINTXD input threshold low	0.3 x VDDIO	-	-	V
R <sub>LINTXD_PU</sub>	LINTXD pullup resistance	100	200	400	kΩ
LINRXD				1	
V <sub>LINRXD_OH</sub>	LINRXD output high level relative to VDDIO, I <sub>OUT</sub> = -2 mA	0.8 x VDDIO	-	-	V
V <sub>LINRXD_OL</sub>	LINRXD output low level relative to VDDIO, I <sub>OUT</sub> = 2 mA	-	-	0.2 x VDDIO	V

Table 33. LIN transceiver characteristics...continued

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSHS = VSHS\_UV to 28V, unless otherwise specified. VDDIO = 3V to 5.5V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
LIN Bus			7		
V <sub>LIN_REC</sub>	LIN receiver Recessive state, Active mode	0.6 x V <sub>SHS</sub>	-	-	V
V <sub>LIN_IN_DOM</sub>	LIN receiver Dominant state, Active mode	(-)	,-90	0.4 x V <sub>SHS</sub>	V
V <sub>LIN_ CENTER</sub>	LIN receiver center voltage (V <sub>LIN_REC</sub> + V <sub>LIN_IN_DOM</sub> )/2, Active mode	0.475 x V <sub>SHS</sub>	0.5 x V <sub>SHS</sub>	5.25 x V <sub>SHS</sub>	V
V <sub>LIN_HYST</sub>	LIN receiver hysteresis voltage (V <sub>LIN_REC</sub> - V <sub>LIN_IN_DOM</sub> ), Active mode	30	7.	0.175 x V <sub>SHS</sub>	V
V <sub>LIN_ DIODE</sub>	LIN voltage drop at serial diode in pullup path, with $R_{\text{LIN\_SLAVE}}$ and $I_{\text{DIODE}}$ = 0.9 mA	0.4	0.7	1.0	V
R <sub>LIN_SLAVE</sub>	LIN responder resistance	20	30	60	kΩ
I <sub>LIM_LIN_ACT_DOM</sub>	LIN current limitation Dominant state, Active mode	40	-	200	mA
I <sub>QLIN_IN_REC</sub>	LIN receiver recessive input leakage current	<b>5</b> '-	-	20	uA
I <sub>QLIN_IN_DOM</sub>	LIN receiver dominant input leakage current including pullup resistor	-1	-	-	mA
I <sub>LIN_ACT_DOM</sub>	LIN current consumption, LIN Active mode, Dominant state, Tj = 150 °C. Measured via VSHS pin	-	-	2.70	mA
ILIN_ACT_REC	LIN current consumption, LIN Active mode, Recessive state, Tj = 150 °C. Measured via VSHS pin	-	-	1.35	mA
I <sub>LIN_NO_GND</sub>	LIN current consumption, control unit disconnected from ground (GND <sub>Device</sub> = V <sub>SHS</sub> ), V <sub>BAT</sub> = 12 V, V <sub>LIN</sub> = 0 V to 18 V	-1	-	1	uA
$I_{\text{LIN\_NO\_BAT}}$ LIN current consumption, $V_{\text{BAT}}$ disconnected ( $V_{\text{SHS}} = \text{GND}$ ), $V_{\text{LIN}} = 0 \text{ V to } 18 \text{ V}$		-	-	100	uA
I <sub>LIN_WU</sub>	LIN current consumption, wake capability, Tj = 85 °C, VBOS = 5 V. Measured via VSHS pin	-	-	3	uA
C <sub>LIN</sub>	LIN pin capacitance	-	-	2	pF
Dynamic characte	ristics	1			
T <sub>LIN_EN</sub>	Setup time needed when going to Active mode of the transceiver before sending data.	30	40	50	μs
D <sub>LIN1</sub>	Duty cycle 1, $TH_{Rec(max)} = 0.744 \text{ x VSHS}, TH_{Dom(max)} = 0.581 \text{ x V}_{SHS}, \\ V_{SHS} = 7.0 \text{ V to } 18 \text{ V}, T_{LIN\_BIT} = 50  \mu\text{s}, D1 = T_{Bus\_rec(min)}/(2 \text{ x } T_{LIN\_BIT})$	39.6	-	-	%
D <sub>LIN2</sub>	Duty cycle 2,	-	-	58.1	%
D <sub>LIN3</sub>	Duty cycle 3, $TH_{Rec(max)}=0.778~x~V_{SHS},~TH_{Dom(max)}=0.616~x~V_{SHS},\\ V_{SHS}=7.0~V~to~18~V,~T_{LIN\_BIT}=96~\mu s,~D3=T_{Bus\_rec(min)}/(2~x~T_{LIN\_BIT})$	41.7	-	-	%

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 33. LIN transceiver characteristics...continued


 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSHS = VSHS\_UV to 28V, unless otherwise specified. VDDIO = 3V to 5.5V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
D <sub>LIN4</sub>	Duty cycle 4, $ TH_{Rec(min)} = 0.389 \text{ x V}_{SHS}, TH_{Dom(min)} = 0.251 \text{ x V}_{SHS}, V_{SHS} = 7.6 \text{ V to } 18 \text{ V, } T_{LIN\_BIT} = 96  \mu\text{s, } D4 = T_{Bus\_rec(max)}/(2 \text{ x } T_{LIN\_BIT}) $	- ^	7-	59	%
T <sub>LIN_BUS2RX</sub>	LIN receiver propagation delay, $V_{SHS}$ = 7 V to 28 V, $C_{LINRXD}$ = 20 pF, $R_{LINRXD}$ = 2.4 k $\Omega$		,%	6	μs
T <sub>LIN_BUS2RX_SYM</sub>	LIN receiver propagation delay symmetry, $C_{LINRXD}$ = 20 pF, $R_{LINRXD}$ = 2.4 k $\Omega$	-2	5	2	μs
T <sub>LIN_DOM_WU</sub>	LIN dominant wake-up time	30	80	150	us
T <sub>LIN_DOM_TO</sub>	LINTXD dominant timeout time, Active mode	5.0	7.2	8.6	ms
T <sub>LIN_SC</sub>	LIN short-circuit detection time, Active mode	20	25	30	us

# 19 Safety

# 19.1 Functional description

The FS23 includes multiple safety mechanisms to guarantee the functional safety of the system, and reach up to ASIL B level. Safety features are configurable, either by OTP or by SPI/I<sup>2</sup>C, allowing scalability depending on the application needs. The FS23 also provides an on-demand ABIST to cover latent faults.



# 19.2 Watchdog

The FS23 provides a watchdog monitoring, as a software monitoring of the MCU. The watchdog functionality can be disabled by OTP using WD\_INF\_OTP bit. When WD\_INF\_OTP bit is equal to 1, the watchdog period is always considered as infinite. There is no need to refresh the watchdog, except to release the safety pins.

In LPON mode, the watchdog stays enabled or is disabled depending on WD\_DIS\_LPON bit (configurable during INIT phase). When enabled in LPON, the watchdog operates in Timeout mode.

The watchdog uses two keys, 0x5AB2 (default value after POR) and 0xD564, to validate the answer. The key is stored in the WD\_TOKEN register, and is changed alternatively after each good WD refresh.

The MCU reads the WD\_TOKEN register and writes the correct answer (WD\_TOKEN register value) through the SPI/I<sup>2</sup>C in WD\_ANSWER register, in the right timing. The WD error counter is incremented when the answer is wrong or not given at the right moment, or not given at all at the end of the watchdog period.

The first good watchdog refresh closes the INIT phase if LOCK\_INIT = 0. The first good watchdog refresh is sent by the MCU in less than 256 ms (default period duration). Then the watchdog window is running and the MCU must refresh the watchdog every period.

The duration of the watchdog period is configurable from 1 ms to 1024 ms during operation using WDW\_PERIOD[3:0] bits. The new watchdog window is effective after the next good watchdog refresh. The watchdog window can be disabled (during INIT phase only) by setting the WDW\_PERIOD[3:0] to 4b'0000. The watchdog disable is effective when the INIT phase is closed.

FS23 data sheet

Table 34. Watchdog window period configuration

WDW_PERIOD[3:0]	Watchdog window period
0000	Disable (infinite open window)
0001	1 ms
0010	2 ms
0011	3 ms
0100	4 ms
0101	6 ms
0110	8 ms
0111	12 ms
1000	16 ms
1001	24 ms
1010	32 ms
0011	64 ms
1100	128 ms
1101 (default)	256 ms
1110	512 ms
1111	1024 ms

# 19.2.1 Watchdog selection

Two types of watchdog monitoring, timeout and window watchdog, are implemented and can be selected and changed during operation by SPI/I<sup>2</sup>C using WDW\_EN bit.

Table 35. Watchdog type configuration

WDW_EN	Watchdog type selection
0	Timeout watchdog (default)
1 7 1	Window watchdog

# 19.2.1.1 Timeout watchdog

The timeout watchdog is the default configuration at startup. In this mode, the watchdog period is considered as fully open, and the MCU writes the correct value in the WD\_ANSWER register before the period ends. If the answer is wrong, or if the answer is not sent before the watchdog timer overflows, the WD error counter is incremented and WD\_NOK\_I flag is set to 1.

### 19.2.1.2 Window watchdog

The window watchdog can be enabled by SPI/I<sup>2</sup>C by setting WDW\_EN bit at 1. In this mode, the watchdog period is divided in two. The first half is said to be "closed" and the second is said "open". The MCU writes the correct value in the WD\_ANSWER register during the "open "window. If the answer is wrong, or if the answer is sent during the "closed" window, or if the answer is not sent before the watchdog timer overflows, the WD error counter is incremented and WD\_NOK\_I flag is set to 1.




Table 36. Watchdog answer and refresh validation

SPI/I <sup>2</sup> C	Windo	Timeout WD	
SFI/I C	Closed	Open	(Always open)
BAD key	WD_NOK	WD_NOK	WD_NOK
GOOD key	WD_NOK	WD_OK	WD_OK
None (timeout)	N/A	WD_NOK	WD_NOK

# 19.2.2 Watchdog error counter


A watchdog error counter is implemented in the device to filter the incorrect watchdog refresh. Each time a watchdog failure occurs, the device increments this counter by 2. The watchdog error counter is decremented by 1 each time the watchdog is properly refreshed. This principle ensures a cyclic 'OK/NOK' behavior converges to a failure detection.

To allow flexibility in the application, the maximum value of this counter is configurable with the WD\_ERR\_LIMIT[1:0] bits during the INIT phase.

Table 37. Watchdog error counter limit configuration

WD_ERR_LIMIT[1:0]	Watchdog error counter value	
00	8	
01 (default)	6	
10	4	
11	2	
Reset condition	POR	

The watchdog error counter value can be read by the MCU for diagnostic with the WD ERR CNT[3:0] bits.



# 19.2.3 Watchdog refresh counter


The watchdog refresh counter is used to decrement the fault error counter. Each time the watchdog is properly refreshed, the watchdog refresh counter is incremented by '1'. Each time the watchdog refresh counter reaches its maximum value ('6' by default). If the next WD refresh is also good, the fault error counter is decremented by '1'. Whatever the position the watchdog refresh counter is in, each time there is a wrong refresh watchdog, the watchdog refresh counter is reset to '0'.

To allow flexibility in the application, the maximum value of this watchdog refresh counter is configurable with the WD\_RFR\_LIMIT[1:0] bits during the INIT\_FS phase.

Table 38. Watchdog refresh counter limit configuration

WD_RFR_LIMIT[1:0]	Watchdog refresh counter value
00 (default)	6
A 01	4
10	2
11	1
Reset condition	POR

The watchdog refresh counter value can be read by the MCU for diagnostic with the WD\_RFR\_CNT[2:0] bits.



# 19.2.4 Watchdog error impact

When the watchdog error counter reaches its maximum value, in Normal mode or in LPON mode, the fail-safe reaction on RSTB, FS0B, or LIMP0 is configurable with the WD\_RSTB/FS0B/LIMP0\_IMPACT bits during the INIT phase. If it happens in LPON mode, the device also wakes up.

Table 39. Watchdog error impact configuration

WD_RSTB/FS0B/LIMP0_IMPACT	WD impact on RSTB/FS0B/LIMP0	
0	No effect on the pin	
1 (default)	The pin RSTB/FS0B/LIMP0 is asserted	
Reset condition	POR	


# 19.2.5 MCU fault recovery strategy

The fault recovery strategy feature is enabled by SPI/I<sup>2</sup>C using WDW\_REC\_EN bit. This function extends the watchdog window to allow the MCU to perform a fault recovery strategy. The goal is to not reset the MCU while it is trying to recover the application after a failure event. When a fault is triggered by the MCU via its FCCU pins, the FS0B and LIMP0 pins are asserted by the device depending on the FCCU error impact configuration. The RSTB pin is not asserted to keep the MCU availability and the watchdog window duration becomes automatically an open window (no more duty cycle). This open window duration is configurable with the WDW\_RECOVERY[3:0] bits.

Table 40. Watchdog window in fault recovery configuration

WDW_RECOV[3:0]	Watchdog window duration when the device is in fault recovery strategy
0000	DISABLE (Infinite window, fully open)
0001	1.0 ms
0010	2.0 ms
0011	3.0 ms
0100	4.0 ms
0101	6.0 ms
0110	8.0 ms
0111	12 ms
1000	16 ms
1001	24 ms
1010	32 ms
1011(default)	64 ms
1100	128 ms
1101	256 ms
1110	512 ms
1111	1024 ms
Reset condition	POR

The transition from WDW\_PERIOD to WDW\_RECOVERY happens when the FCCU pin indicates an error and FS0B or LIMP0 is asserted. If the MCU sends a good watchdog refresh before the end of the WDW\_RECOVERY duration, the device switches back to the WDW\_PERIOD duration and associated duty cycle if the FCCU pins do not indicate an error anymore. Otherwise, a new WDW\_RECOVERY period is started. If the MCU does not send a good watchdog refresh before the end of the WDW\_RECOVERY duration, then a reset pulse is generated and the device goes to Fail-Safe state.



# 19.2.6 Watchdog electrical characteristics

Table 41. Watchdog electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Watchdog					
WD <sub>PER_ACC</sub>	Watchdog period accuracy	-10	0-	10	%
WD <sub>DUTY_CYCLE</sub>	Window watchdog duty cycle	47.5	50	52.5	%

# 19.3 FCCU monitoring

The FS23 provides an FCCU monitoring feature, which is a hardware monitoring mechanism of the MCU failure. This feature is enabled by OTP using FCCU\_EN\_OTP bit. The FCCU input pins of the FS23 are in charge of monitoring the error signals of the MCU fault collection and control unit.

The FS23 provides one dedicated FCCU1 pin. Another input among HVIO1, HVIO2, LVIO3, LVIO4, and LVI5 can be configured as FCCU2 pin, via FCCU2\_ASSIGN[2:0] bits, in INIT phase.


The FCCU input pins can be configured by pair, or single independent inputs using FCCU\_CFG[2:0] bits. The FCCU monitoring is active as soon as the INIT phase is closed. It is deactivated when the device goes to LPON or LPOFF modes.

Table 42. FCCU monitoring configuration

FCCU_CFG[2:0]	FCCU pins configuration	
000	No monitoring	
001 (default)	FCCU1 and FCCU2 inputs monitoring activated by pair (bi-stable protocol)	
010	FCCU1 or FCCU2 single input level monitoring activated	
011	FCCU1 input level monitoring only, FCCU2 input not used	
100	FCCU2 input level monitoring only, FCCU1 input not used	
101	FCCU1 or FCCU2 single input PWM monitoring activated	
110	FCCU1 input PWM monitoring only, FCCU2 input level monitoring	
11 FCCU2 input PWM monitoring only, FCCU1 input level monitoring		
Reset condition	POR	

# 19.3.1 FCCU12 monitoring by pair

When FCCU12 are used by pair, the bi-stable protocol is supported according to Figure 46:



FS23 data sheet

All information provided in this document is subject to legal disclaimers

The polarity of the FCCU fault signals is configurable with FCCU12\_FLT\_POL bit during the INIT\_FS phase.

Table 43. FCCU12 polarity configuration

FCCU12_FLT_POL	FCCU12 polarity
0 (default)	FCCU1 = 0 or FCCU2 = 1 level is a fault
1	FCCU1 = 1 or FCCU2 = 0 level is a fault
Reset condition	POR

When FCCU fault is detected in bi-stable protocol, the fail-safe reaction on RSTB, FS0B, or LIMP0 pins is configurable with the FCCU1\_RSTB/FS0B/LIMP0\_IMPACT bits during the INIT phase.

Table 44. FCCU12 error impact configuration

FCCU1_RSTB/FS0B/LIMP0_IMPACT	FCCU12 impact on RSTB/FS0B/LIMP0
0	No effect on the pin
1 (default)	The pin RSTB/FS0B/LIMP0 is asserted
Reset condition	POR

# 19.3.2 FCCU1, FCCU2 independent monitoring

When FCCU1 and/or FCCU2 are used independently, the FCCU inputs can monitor two different and independent error signals. These error signals can be either steady-state level signals or PWM signals.

When the error signal(s) is/are steady-state level signal(s), the polarity of each FCCU fault signal is configurable with FCCUx\_FLT\_POL bits during the INIT phase.

Table 45. FCCUx polarity configuration

FCCU1_FLT_POL	FCCU1 polarity
0 (default)	FCCU1 low level is a fault
1	FCCU1 high level is a fault
Reset condition	POR
FCCU2_FLT_POL	FCCU2 polarity
0 (default)	FCCU2 low level is a fault
1	FCCU2 high level is a fault
Reset condition	POR

When the error signal(s) is/are PWM signal(s), the error state is reported when the high-level signal duration is < FCCU12<sub>HFDET</sub> or when the low-level signal duration is > FCCU12<sub>LFDET</sub>

The fail-safe reaction on RSTB, FS0B, or LIMP0 to an FCCU fault detection is configurable with the FCCUx RSTB/FS0B/LIMP0 IMPACT bits during the INIT phase.

Table 46. FCCUx error impact configuration

FCCU1_RSTB/FS0B/LIMP0_IMPACT	FCCU1 impact on RSTB/FS0B/LIMP0			
0	No effect on the pin			
1 (default)	The pin RSTB/FS0B/LIMP0 is asserted			
Reset condition	POR			
FCCU2_RSTB/FS0B/LIMP0_IMPACT	FCCU2 impact on RSTB/FS0B/LIMP0			

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 46. FCCUx error impact configuration...continued

0	No effect on the pin	
1 (default)	The pin RSTB/FS0B/LIMP0 is asserted	
Reset condition	POR	

#### 19.3.3 FCCU12 electrical characteristics

Table 47. FCCU12 electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
FCCU1 static ch	naracteristics	60,	MA		
FCCU1 <sub>VIH</sub>	FCCU1 high-level input voltage			0.7 x VDDIO	V
FCCU1 <sub>VIL</sub>	FCCU1 low-level input voltage	0.3 x VDDIO		-	V
FCCU1 <sub>HYST</sub>	FCCU1 input voltage hysteresis	0.1	-	0.6	V
FCCU1 <sub>RPD</sub>	FCCU1 internal pulldown resistor	400	800	1300	kΩ
FCCU1,2 dynan	nic characteristics				
5001140	FCCU1, 2 filter time when PWM monitoring is activated	0.47	-	0.79	μs
FCCU12 <sub>TERR</sub>	FCCU1, 2 filter time when level monitoring is activated	4.0	6.0	9.0	μs
FCCU12 <sub>GF</sub>	FCCU1, 2 good frequency range (PWM detection)	7 10.0	22.5	45.0	kHz
FCCU12 <sub>GTHL</sub>	FCCU1, 2 good T <sub>HIGH</sub> and T <sub>LOW</sub> range (half period)	11.1	25.0	50.0	μs
FCCU12 <sub>BLF</sub>	FCCU1, 2 bad-low frequency range (PWM detection)	-	-	5	kHz
FCCU12 <sub>BHF</sub>	FCCU1, 2 bad-high frequency range (PWM detection)	90	-	-	kHz
FCCU12 <sub>HFDET</sub>	FCCU1, 2 high-level detection time (PWM HF detection)	6.0	8.0	10.0	μs
FCCU12 <sub>LFDET</sub>	FCCU1, 2 low-level detection time (PWM LF detection)	51	64	80	μs

### 19.4 Voltage supervisor

The voltage supervisor is in charge of overvoltage and undervoltage monitoring of all the supply generated by the FS23, Vx (x from 1 to 3), and of VMON\_EXT input pin. When an overvoltage occurs on a FS23 regulator, the regulator is switched off until the fault is removed. The overvoltage monitoring is activated before the power-up slots start, and the undervoltage monitoring is activated once the device is in Normal mode. UV/OV flags are then reported accordingly. V0MON monitoring on VMON\_EXT pin is enabled by OTP (V0MON\_EN\_OTP).

# 19.4.1 V0MON (VMON\_EXT) monitoring

The VMON\_EXT input pin can be connected to an external regulator. The regulator connected to VMON\_EXT must be at least 1 V to be compatible with overvoltage and undervoltage monitoring thresholds. An external resistor bridge must be used to divide the regulator voltage if higher than 1 V, and set the middle point to 1 V. The external resistors accuracy must be at least ±1 %, to ensure a total accuracy of ±2.5 % with the internal thresholds accuracy (±1.5 %).

# 19.4.2 VxMON monitoring (x from 1 to 3)

V1 and V3 regulators are monitored via the corresponding V1 and V3 pins, which also serve as feedback pins. V2 is monitored via its dedicated V2\_FB feedback pin. The expected voltage for each regulators, 3.3 V or 5 V, is configured by OTP (VxMON OTP), separately from the output voltage and must be configured the same.

Each voltage monitoring channel is connected to a pulldown resistor to detect an undervoltage in case of disconnection.

The VxMON threshold have ±1.5 % UV/OV accuracy (trimmed at 5 V setting, 5.0 % VxMON threshold).

### 19.4.3 VxMON UV/OV threshold

The OV and UV thresholds are configured independently for each VxMON (x from 0 to 3) by OTP at VxMON\_UVTH\_OTP[3:0] and VxMON\_OVTH\_OTP[3:0]. UV thresholds are configurable from 96.5 % to 91.5 % and OV thresholds are configurable from 102.5 % to 110 %. When a regulator is configured at 5 V, five additional UV thresholds are available at 61 %, 62 %, 62.5 %, 63 %, and 64 %.

Table 48. VxMON UV/OV threshold configuration

VxMON_UVTH_OTP[3:0] VxMON_OVTH_OTP[3:0]	VxMON undervoltage threshold configuration	VxMON overvoltage threshold configuration
0000	64 % (for 5 V only)	102.5 %
0001	63 % (for 5 V only)	103.0 %
0010	96.5 %	103.5 %
0011	96.0 %	104.0 %
0100	95.5 %	104.5 %
0101	95.0 %	105.0 %
0110	94.5 %	105.5 %
0111	94.0 %	106.0 %
1000	93.5 %	106.5 %
1001	93.0 %	107.0 %
1010	92.5 %	107.5 %
1011	92.0 %	108.0 %
1100	91.5 %	108.5 %
1101	62.5 % (for 5 V only)	109.0 %
1110	62 % (for 5 V only)	109.5 %
1111	61 % (for 5 V only)	110.0 %

# 19.4.4 VxMON deglitch time

The OV and UV deglitch times are configured independently by OTP at VxMON\_UVDGLT\_OTP[1:0] and VxMON\_OVDGLT\_OTP.

Table 49. VxMON deglitch time

VxMON_UVDGLT_OTP[1:0]	UV detection time	VxMON_OVDGLT_OTP	OV detection time
00	5 μs	0	25 μs
01	15 µs	1	45 μs
10	25 µs		6
11	40 μs	$\triangle$	

# 19.4.5 VxMON safety reaction (impact)

When an overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB, FS0B, or LIMP0 is configurable with VxMON\_OV/UV\_RSTB/FS0B/LIMP0\_IMPACT bits during the INIT phase, for each monitoring input. The reactions of RSTB pin can be pre-selected by OTP.

# 19.4.6 V1UVLP monitoring

In LPON mode, all the VxMON monitoring are disabled. Only V1 is monitored for undervoltages at  $V_{1UVLP}$  = 3.065 V. In case the V1 voltage goes lower than this threshold, the device goes into Fail-Safe state (not configurable), and V1\_UVLP\_WU bit is set to 1.

V1 is also monitored for V1UVLP when the device powers up after a wake up from LPON, and during a cold start after T<sub>SOFT\_START\_V1</sub>. If, at the end of the softstart, V1 is still under V<sub>1UVLP</sub> threshold, then the device goes into Fail-Safe state.

# 19.4.7 Electrical characteristics

Table 50. VxMON electrical characteristics

T<sub>A</sub> = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
VxMON (x from 0	to 3)				'
VxMON_OVTH	VxMON overvoltage threshold	-	102.5+0.5*code_ov	-	%
	VxMON undervoltage thresholds at 5 V and 3.3 V output voltage (code_uv = 0010 to 1100)	-	97.5-0.5*code_uv	-	%
	VxMON undervoltage threshold at 5 V output voltage (code_uv = 0000)	-	64	-	%
VxMON_UVTH	VxMON undervoltage threshold at 5 V output voltage (code_uv = 0001)	-	63	-	%
	VxMON undervoltage threshold at 5 V output voltage (code_uv = 1101)	-	62.5	-	%
	VxMON undervoltage threshold at 5 V output voltage (code_uv = 1110)	-	62	-	%
	VxMON undervoltage threshold at 5 V output voltage (code_uv = 1111)	-	61	-	%
VxMON <sub>OV_ACC</sub>	V0MON OV threshold maximum accuracy	-1.5	-	1.5	%
VxMON <sub>UV_ACC</sub>	V0MON UV threshold maximum accuracy	-1.5	-	1.5	%
T <sub>OV_DGLT</sub>	VxMON overvoltage deglitch time	20	25	30	μs

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 50. VxMON electrical characteristics...continued

 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
	VxMON_OVDGLT_OTP = 0			r e	
	VxMON overvoltage deglitch time VxMON_OVDGLT_OTP = 1	40	45	60	μs
	VxMON undervoltage deglitch time VxMON_UVDGLT_OTP[1:0] = 00	2.5	5.0	13	μs
<b>T</b>	VxMON undervoltage deglitch time VxMON_UVDGLT_OTP[1:0] = 01	10	15	23	μs
T <sub>UV_DGLT</sub>	VxMON undervoltage deglitch time VxMON_UVDGLT_OTP[1:0] = 10	20	25	23	μs
VxMON undervoltage deglitch time VxMON_UVDGLT_OTP[1:0] = 11		35	40	53	μs
VxMON (x from 1 to	3)				
VxMON <sub>RPD</sub>	VxMON internal passive pulldown	100	250	400	kΩ
T <sub>OV_DGLT_START_UP</sub>	V1MON OV deglitcher time when V1MON_OVTH_ OTP[3:0] is forced at startup	1.5	2	12	μs
V0MON				'	
V0MON <sub>RPD</sub>	V0MON internal passive pulldown	01	2	4	МΩ
V1UVLP		4	9		
V <sub>1UVLP</sub>	V1UVLP detection threshold	3.000	3.065	3.130	V
T <sub>V1UVLP_FILT</sub>	V1UVLP filtering time	0.26	2	7	μs
T <sub>V1UVLP_TO_FS</sub>	Time to transition to fail-safe after V1UVLP		-	10	μs

# 19.5 Fault management

#### 19.5.1 Fault error counter

The FS23 integrates a configurable fault error counter, which is counting the number of faults related to the device itself and also caused by external events. The fault error counter starts at 1 after a POR or resuming from LPON or LPOFF. The final value of the fault error counter is used to transition in Fail-Safe state (all safety pins asserted). The maximum value of this counter is configurable with the FLT\_ERR\_LIMIT[1:0] bits during the INIT phase.

Table 51. Fault error counter configuration

FLT_ERR_LIMIT[1:0]	Fault error counter max value configuration	Fault error counter intermediate value
00	2	1
01 (default)	6	3
10	8	4
11	12	6
Reset condition	POR	

The fault error counter has two output values: intermediate and final. The intermediate value can be used to force the FS0B or LIMP0 activation or generate a RSTB pulse according to the FLT\_MID\_RSTB/FS0B/LIMP0\_IMPACT bits configuration (INIT phase).

FS23 data sheet


Product data sheet


**CONFIDENTIAL** 

All information provided in this document is subject to legal disclaimers.

Table 52. Fault error counter fail-safe impact

FLT_MID_RSTB/FS0B/LIMP0_IMPACT	Intermediate value impact on RSTB/FS0B/LIMP0
0	No effect on the pin
1 (default)	The pin RSTB/FS0B/LIMP0 is asserted
Reset condition	POR





### 19.5.2 Fault source and reaction

In normal operation when FS0B, LIMP0, and RSTB are released, the fault error counter is incremented when a fault is detected by the FS23 state machine. <u>Table 53</u> lists all the faults and their impacts on RSTB, FS0B, and LIMP0 pins according to the device configuration. The faults that are configured to not assert RSTB, FS0B, and LIMP0 will not increment the fault error counter. In that case, only the flags are available for MCU diagnostic. The fault error counter is incremented by 1, each time the RSTB and/or FS0B and/or LIMP0 pin is asserted.

Table 53. Application related fail-safe fault list and reaction

In Orange, the reaction is not configurable. In Green, the reaction is configurable by OTP and SPI /  $I^2$ C for RSTB and by SPI /  $I^2$ C for FS0B/LIMP0 in INIT mode.

Mode	Fault source	FLT_ERR _CNT	RSTB assertion	FS0B assertion	LIMP0 assertion
	VxTSD and CONF_ TSD_Vx_OTP	= Max	Yes	Yes	Yes
	VxMON OV	+1	VxMON_OV_ RSTB_IMPACT	VxMON_OV_ FS0B_ IMPACT	VxMON_OV_ LIMP0_ IMPACT
	VxMON UV	+1	VxMON_UV_ RSTB_IMPACT	VxMON_UV_ FS0B_ IMPACT	VxMON_UV_ LIMP0_ IMPACT
	FLT_ERR_CNT = MID VALUE	No change	FLT_MID_ RSTB_IMPACT	FLT_MID_FS0 B_IMPACT	FLT_MID_ LIMP0_ IMPACT
	WD_ERR_CNT = WD_ERR_LIMIT	+1	WD_RSTB_IMPACT	WD_FS0B_IMPACT	WD_LIMP0_IMPACT
	FCCU1 single	+1	FCCU1_ RSTB_IMPACT	FCCU1_FS0 B_IMPACT	FCCU1_LIMP0_IMPACT
	FCCU2 single	+1	FCCU2_ RSTB_IMPACT	FCCU2_FS0 B_IMPACT	FCCU2_LIMP0_IMPACT
Slot 0 to Normal state	FCCU12 pair	+1	FCCU1_ RSTB_IMPACT	FCCU1_FS0 B_IMPACT	FCCU1_LIMP0_IMPACT
	External reset (out of extended RSTB)	+1	No	EXTRSTB_FS0 B_ IMPACT	No
	RSTB short to high	No change	No	Yes	Yes
	RSTB short 8 s	= Max	Yes	Yes	Yes
	FS0B short to high	No change	FS0B_SC_RSTB_ IMPACT	No	No
	LIMP0 short to high	No change	LIMP0_SC_RSTB_ IMPACT	No	No
	INIT_CRC_NOK	+1	No	INIT_CRC_FS0 B_ IMPACT	INIT_CRC_ LIMP0_ IMPACT
	WD_NOK_ RECOVERY	+1	Yes	Yes No	
	1MHz_STUCK_AT	No change	Yes	Yes	Yes
	V1UVLP	No change	Yes	Yes by default	Yes
LPON state	WD_ERR_CNT = WD_ERR_LIMIT	No change	WD_RSTB_IMPACT Yes by default		WD_LIMP0_IMPACT
	No fault	= 1	No	Yes by default	No
LPOFF state	No fault	=1	Yes by default	Yes by default	No
Fail- Safe state	State machine in fail-safe	=1	Yes by default	Yes by default	Yes by default

### 19.5.3 Fail-Safe mode

FS23 enters in Fail-Safe (FS) mode when:

- The fault error counter reaches its maximum value (not configurable)
- · VBOS UV is detected
- RSTB is asserted low for 8 s (if enabled by OTP)
- VxOV is detected (if configured by OTP)
- VxTSD is detected (if configured by OTP)
- Negative overcurrent (V1 OC LS) is detected in HVBUCK version (if enabled by OTP)
- · OC timeout is detected in HVLDO1 version used with external PNP
- V1UVLP is detected in LPON mode or during transition from LPON mode to Normal mode
- When the first fault is detected (if configured by OTP)

In Fail-Safe mode, all the regulators are turned off, the high-power analog circuitry in enabled, the 20 MHz oscillator is enabled, the OV/UV monitoring is turned on, and the FS EVT bit is set to 1.

The fault error counter is reset to 1.

The device exits the Fail-Safe state after T<sub>FS\_DUR</sub> time. If FS\_LPOFF\_OTP bit is set to 1 or if KEY\_OFFON\_EN\_OTP bit is set to 1, the device exits FS state and goes to LPOFF. Otherwise, the device goes back automatically to the power-up sequence.

Table 54. Fail-Safe state electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Fail-Safe	2207	7			
T <sub>FS_DUR</sub>	Fail-Safe state duration  • FS_DUR_CFG_OTP = 0  • FS_DUR_CFG_OTP = 1	90 3.6	100 4.0	110 4.4	ms s

### 19.6 RSTB, FS0B, LIMP0/1/2

Three safety output pins, RSTB, FS0B, and LIMP0, are implemented in order to guarantee the safe state of the system. All those safety outputs are active low.


RSTB and FS0B are activated during power up and can only be released when the device is in Normal mode. LIMP0, on the contrary, will be released at startup and will only be asserted when a fault occurs.

The three pins are managed independently in parallel of the main state machine.

### 19.6.1 RSTB

RSTB is an open-drain output that can be connected in the application to the reset of the MCU. RSTB requires an external pullup resistor to VDDIO and a filtering capacitor to GND for immunity. An internal pulldown RSTB<sub>RPD</sub> ensures RSTB low level in LPOFF mode and in Power-Up/Down mode. Redundant supplies of the RSTB driver ensures the pin will be driven low when VSUP is lost. When RSTB is stuck low for more than RSTB<sub>T8S</sub>, the device transitions in Fail-Safe mode. RSTB assertion depends on the device configuration during INIT phase. The configurations can be pre-selected by OTP. RSTB can also be asserted at MCU request by SPI/I<sup>2</sup>C, to check the correct hardware connection.

FS23 data sheet



A 1 ms or 10 ms delay is added before RSTB is released, depending on RSTB\_DUR bit (pre-selectable by OTP) to accommodate specific MCU requirement asking for voltage supply stabilization before RSTB is released.

Table 55. RSTB electrical characteristics

T<sub>A</sub> = −40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Static electrical ch	aracteristics			-	
RSTB <sub>VIL</sub>	Low-level input voltage	0	-	0.7	V
RSTB <sub>VIH</sub>	High-level input voltage	1.5	-	-	V
RSTB <sub>VOL</sub>	Low-level output voltage (I = 2.0 mA)	<b>7</b> -	-	0.4	V
RSTB <sub>RPD</sub>	Internal pulldown resistor	/ 1	2	4	ΜΩ
RSTB <sub>ILIM</sub>	Current limitation	4.0	-	22.0	mA
Dynamic electrical	characteristics			-	
RSTB <sub>TFB</sub>	Feedback filtering time	8	10	16	us
RSTB <sub>TSC</sub>	Short- to high-detection timer	500	650	800	us
RSTB <sub>EXT</sub>	External reset detection time	20	30	40	μs
RSTB <sub>TLG</sub>	Long pulse (configurable with RSTB_DUR bit)	8.5	-	11.5	ms
RSTB <sub>TST</sub>	Short pulse (configurable with RSTB_DUR bit)	0.85	-	1.15	ms
RSTB <sub>T8S</sub>	8 second timer	7.0	8.0	9.0	s
RSTB <sub>TFALL</sub>	Fall time (pull up to VDDIO = 5 V, 1 nF output capacitor)	-	-	8	us
RSTB <sub>TRELEASE</sub>	Time to release RSTB from POR or LPOFF - With all slots used - With RSTB_DUR = 1 (1 ms)	-	4	6	ms
External compone	nts				
RSTB <sub>RPU</sub>	External pullup resistor to VDDIO (nominal)	-	5.1	-	kΩ
RSTB <sub>COUT</sub>	External filtering capacitor	-	1	-	nF

### 19.6.2 FS0B

FS0B is an open-drain output that can be used to transition the system in safe state. It is asserted low by default, and must be released by the MCU in Normal mode. Once released, it is asserted low in case of fault and depending on the fault impact configuration. In Low-Power modes (LPON and LPOFF), FS0B is asserted low.

FS0B requires an external pullup resistor to VDDIO or VSUP, a 10 nF filtering capacitor to GND for immunity when FS0B is a local pin, and an additional RC network when FS0B is a global pin to be robust against ESD GUN and ISO 7637 transient pulses. An internal pulldown RPD ensures FS0B low level in LPON AND LPOFF and Power-Up/Down mode. Redundant supplies of the FS0B driver ensure the pin will be driven low when VSUP is lost. FS0B assertion depends on the device configuration during INIT phase. FS0B can also be asserted at MCU request by SPI/I<sup>2</sup>C, to check the correct hardware connection.




Table 56. FS0B electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Static electrical	characteristics				
FS0B <sub>VIL</sub>	Low-level input voltage	0	-	0.7	V
FS0B <sub>VIH</sub>	High-level input voltage	1.5	-	-	V
FS0B <sub>VOL</sub>	Low-level output voltage (I = 2.0mA)	-	-	0.5	V
FS0B <sub>RPD</sub>	Internal pulldown resistor	1	2	4	ΜΩ
FS0B <sub>ILIM</sub>	Current limitation	4.0	-	22.0	mA
Dynamic electric	cal characteristics			1	
FS0B <sub>TFB</sub>	Feedback filtering time	8	10	16	μs
FS0B <sub>TSC</sub>	Short- to high-detection timer	500	650	800	μs
FS0B <sub>TFALL</sub>	Fall time (pull up to VDDIO = 5 V, 10 nF output capacitor)	-	-	10	μs
External compo	nents			1	
FS0B <sub>RPU</sub>	External pullup resistor to VDDIO (nominal)	-	5.1	-	kΩ
FS0B <sub>RSER</sub>	External serial resistor (optional, 0805 package size)	-	5.1	-	kΩ
FS0B <sub>COUT1</sub>	External output capacitor (close to the pin)	-	10	-	nF
FS0B <sub>COUT2</sub>	External output capacitor (optional, after the serial resistor)		22	-	nF

### 19.6.3 FS0B release

When the fail-safe output FS0B is asserted low by the device because of a fault, or after a power up, some conditions must be validated before allowing the FS0B pin to be released by the device. These conditions are:

- No fault affecting FS0B reported
- Fault error counter = 0
- · Device in Normal mode
- · Device not in Debug mode and not in INIT mode
- FS\_FS0B\_LIMP0\_REL register filled with the correct value, depending on current WD\_TOKEN[15:0] value as Table 57:

Table 57. FS0B and/or LIMP0 release commands

FS_FS0B_ LIMP0_REL[15:0]	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	В5	B4	В3	B2	B1	В0
Release FS0B	0	1	1		NOT(WD_TOKEN[0:12])											
Release LIMP0	1	1	0		NOT(WD_TOKEN[3:15])											
Release both FS0B and LIMP0	1	0	1		NOT(WD_TOKEN[0:6]) NOT(WD_TOKEN[10:15])											

#### 19.6.4 LIMP0

LIMP0 is an open-drain output that can be used to transition the system in safe state. It is released high by default. It is asserted low in case of fault and depending on the fault impact configuration. In Low-Power modes (LPON and LPOFF), LIMP0 works like in Normal mode.

LIMP0 requires an external pullup resistor to VSUP or VDDIO, a 10 nF filtering capacitor to GND for immunity when LIMP0 is a local pin, and an additional RC network, when LIMP0 is a global pin, to be robust against ESD GUN and ISO 7637 transient pulses. A weak internal pulldown RPD ensures LIMP0 low level in case of pin lift. An internal pulldown RPD\_STUP ensures LIMP0 is released at startup.

LIMP0 assertion depends on the device configuration during INIT phase. LIMP0 can also be asserted at MCU request by SPI/I<sup>2</sup>C, to check the correct HW connection.




Table 58. LIMP0 electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit			
Static electrical characteristics								

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 58. LIMPO electrical characteristics...continued

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
LIMP0 <sub>VIL</sub>	Low-level input voltage	0	7-	0.7	V
LIMP0 <sub>VIH</sub>	High-level input voltage	1.5	-	-	V
LIMP0 <sub>VOL</sub>	Low-level output voltage (I = 2.0mA)	-0	-	0.5	V
LIMP0 <sub>RPD</sub>	Internal pulldown resistor	1	2	4	МΩ
LIMP0 <sub>ILIM</sub>	Current limitation	4.0	50	22.0	mA
Dynamic electric	cal characteristics	4	O		
LIMP0 <sub>TFB</sub>	Feedback filtering time	8	10	16	μs
LIMP0 <sub>TSC</sub>	Short- to high-detection timer	500	650	800	μs
LIMBO	Fall time (pull up to VSUP = 14 V, 10 nF output capacitor)	-60	-	35	μs
LIMP0 <sub>TFALL</sub>	Fall time (pull up to VSUP = 14 V, no output capacitor)		-	10	μs
External compor	nents			1	'
LIMPO	External pullup resistor to VDDIO (nominal)	V-	5.1	-	kΩ
LIMP0 <sub>RPU</sub>	External pullup resistor to VSUP (nominal)	9 -	10	-	kΩ
LIMP0 <sub>RSER</sub>	External serial resistor (optional, 0805 package size)	-	5.1	-	kΩ
LIMP0 <sub>COUT1</sub>	External output capacitor (close to the pin)	-	10	-	nF
LIMP0 <sub>COUT2</sub>	External output capacitor (optional, after the serial resistor)	-	22	-	nF

# 19.6.5 LIMP0 release

When the fail-safe outputs LIMP0 is asserted low by the device because of a fault, some conditions must be validated before allowing LIMP0 pin to be released by the device. These conditions are:

- · No fault affecting LIMP0 reported
- Fault error counter = 0
- · Device in Normal mode
- · Device not in INIT mode
- FS\_FS0B\_LIMP0\_REL register filled with the correct value, depending on current WD\_TOKEN[15:0] value as per <u>Table 57</u>.

# 19.6.6 LIMP1, LIMP2

Two additional pseudo-safety output can be used when configuring general purpose I/Os as LIMP1 or LIMP2 functions. HVIO1 or LVIO3 can be configured as LIMP1 function and HVIO2 or LVIO4 can be configured as LIMP2 function.

When used, LIMP1 and LIMP2 are following LIMP0 assertion, except when requested from the MCU. LIMP1 and LIMP2 paths can also be checked by the MCU by requesting their assertion by SPI/I<sup>2</sup>C.

When asserted, LIMP1 and/or LIMP2 will be released when LIMP0 is released. If LIMP0 is already released (that is, LIMP1 or LIMP2 was asserted after MCU request), a LIMP0 release request must be sent by the SPI to release them.

LIMP1 and LIMP2 can work as asserted to a static level (high or low), or as PWM (configurable polarity) when asserted, depending on LIMPx\_CFG[1:0] bit.

FS23 data sheet

**Product data sheet** 

**CONFIDENTIAL** 

All information provided in this document is subject to legal disclaimers.

When configured as PWM, LIMP1 is static when no fault is reported and toggles at 1.25 Hz with a 50 % duty cycle when asserted.

When configured as PWM, LIMP2 is static when no fault is reported and toggles at 100 Hz when asserted. Its duty cycle is configurable between 2.5 %/5 %/10 %/20 % using LIMP2 DC CFG[1:0] bit.

Table 59. LIMP1, LIMP2 electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Dynamic electrical c	haracteristics		5		
LIMP1 <sub>PWM_FREQ</sub>	LIMP1 PWM frequency	1.13	1.25	1.38	Hz
LIMP1 <sub>PWM_DLY</sub>	LIMP1 PWM assertion delay	20-	<b>7</b> -	500	μs
LIMP2 <sub>PWM_FREQ</sub>	LIMP2 PWM frequency	80	100	120	Hz
LIMP2 <sub>PWM_DLY</sub>	LIMP2 PWM assertion delay	6	_	500	μs

# 19.7 Analog built-in self-test (ABIST)

The FS23 provides an analog built-in self-test (ABIST) to verify the correct functionality of the voltage monitoring functions. The ABIST is executed on demand, after a SPI/I<sup>2</sup>C request from the MCU. ABIST can only be launched from Normal mode. A status bit ABIST\_READY is provided to notify that ABIST is available and ready to be launched.

ABIST can be launched for all the voltage-monitoring channels at the same time (via LAUNCH\_ABIST bit), or individually (via ABIST\_VxMON or ABIST\_V1UVLP individual bits). An individual diagnostic bit is available for each channel once the ABIST is done (ABIST\_DONE = 1). The diagnostics flags have no impact on the safety pins.

The diagnostic flags must be cleared before launching the next ABIST, using the CLEAR\_ABIST bit.

If one of the concerned monitored voltages is out of range (OV or UV), the ABIST on-demand command is ignored. While the ABIST is running, the other monitoring functions are kept available.

Table 60. ABIST electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
ABIST					
T <sub>ABIST</sub>	ABIST duration for one monitoring channel	-	-	70	us

# 19.8 Periodic CRC check

The FS23 provides an 8-bit periodic CRC check to verify the integrity of the INIT registers (FS\_I\_xxxx) containing the safety configuration information (configurable in INIT mode only). This mechanism allows the detection of a misconfiguration from the MCU or a bit flip in the INIT registers.

The 8-bit CRC is computed on the result of the concatenation of the following 58 register bits:

- FS\_I\_OVUV\_CFG1[12:7], FS\_I\_OVUV\_CFG1[5:0]
- FS I OVUV CFG2[12:7], FS I OVUV CFG2[5:0]
- FS | FCCU CFG[14:0]
- FS I FSSM CFG[14:4]

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

# • FS\_I\_WD\_CFG[14:7]

The calculation to apply on the result of the concatenation is the same as the SPI/I<sup>2</sup>C CRC, using x^8+x^4+x^3+x^2+1 polynomial. The MCU must write the obtained CRC in the FS\_CRC register before closing the INIT phase, after the modification of the INIT registers.

Once the INIT phase closes and the device is in Normal mode, the periodic CRC check is launched automatically each 5 ms ( $T_{CRC}$ ) (<FTTI).

Each 5 ms, the device logic recalculates the CRC and compares it to the value stored in FS\_CRC register. If a mismatch is reported, the INIT\_CRC\_NOK\_I bit is set and the safety outputs FS0B or LIMP0 are asserted depending on their impact configuration (INIT\_CRC\_FS0B\_IMPACT and INIT\_CRC\_LIMP0\_IMPACT).

Table 61. Cyclic CRC check characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Min	Тур	Max	Unit	
Cyclic CRC check			7		
T <sub>CRC</sub>	CRC check timing interval	-0		5.5	ms
T <sub>CRC_RUN</sub>	CRC maximum computation time	-		80	μs

# 19.9 Clock monitoring

The 1 MHz is monitored for stuck-at faults in Normal mode. In case a stuck-at is detected, the three safety pins — RSTB, FS0B, and LIMP0 — are asserted.

# 20 MCU communication

The FS23 provides both I<sup>2</sup>C and SPI interfaces with shared pins, for device configuration, control and diagnostic, in Normal and LPON modes. The choice of the interface is done by OTP.

By default and when SPI\_EN\_OTP = 0, the I<sup>2</sup>C interface is selected. In this case, pins 27 and 28 are used respectively as SCL and SDA signals, and pins 25 and 26 are available as LVO6 and LVI5 digital I/Os.

When SPI\_EN\_OTP = 1, the SPI interface is selected. In this case, pins 25 to 28 are used respectively as MISO, MOSI, SCK, and CSB pins.

# 20.1 I<sup>2</sup>C communication interface

# 20.1.1 I<sup>2</sup>C interface overview

The FS23 I<sup>2</sup>C interface follows the Fast mode-plus definition up to 1 Mbit/s. High-speed mode (3.4 Mbit/s) is not supported by the device. I<sup>2</sup>C interface protocol requires a device address for addressing the target IC on a multidevice bus. The FS23 has one device address to access the logic. This I<sup>2</sup>C addresses is set by OTP (I2CDEVADDR\_OTP).

The I<sup>2</sup>C interface uses the VDDIO pin as power input and it is compatible with 3.3 V and 5.0 V input supply. Timing, diagrams, and further details can be found in the NXP I<sup>2</sup>C specification. Refer to <u>UM10204 Rev. 7.</u>

An I<sup>2</sup>C message has the following arrangement:

Table 62. I<sup>2</sup>C message construction

	-					Y		B39	B38	B37	B36	B35	B34	B33	B32
								ID[6:0]							R/W
								Device address							R/W
B31	B30	B29	B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16
0			-	DR[6:0	)]/			7			DATA	[15:8]			
0			Regi	ster add	dress			Data MSB							
B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	В0
	DATA[7:0]								'	1	CRC	[7:0]		'	
	Data LSB										CI	RC			

Bit B32 must be set to 0 to execute a write command, and to 1 to execute a read command.

A read command is composed of two I<sup>2</sup>C accesses:

- The first access is the request with the device address and the register address.
- The second access is the answer with the data contained in the register and the CRC.

Table 63. Read command example

TUBIO COI TIOUGICO	minaria oxampio						
First a	iccess	Second access					
Device address + R/W	0b0 + Register address	Device address + R/W	Data				
0 1 0 0 0 0 0 0	0 0 0 0 0 1 1 0	0 1 0 0 0 0 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1	0x5F			
0x40	0x06	0x41	0x0009	oxo:			

FS23 data sheet

An 8-bit CRC is required for each write and read  $I^2$ C command. Computation of a CRC is derived from the mathematics of polynomial division, modulo two. The CRC polynomial used is  $x^8+x^4+x^3+x^2+1$  defined by SAE-J1850 (identified by 0x1D) with a SEED value of hexadecimal '0xFF'.

#### 20.1.2 Device address

The I<sup>2</sup>C address has the following arrangement:

- Bit 39: 0
- Bit 38: 1
- Bit 37 to 34: OTP value
- Bit 33: 0

#### Table 64. Device address

B39	B38	B37	B36	B35	B34	B33
0	1		I2CDEVADD	R_OTP[3:0]	7	0

# 20.1.3 I<sup>2</sup>C CRC calculation and results

# **CRC** calculation using XOR:

CRC 7 = XOR (B38, B35, B32, B31, B24, B23, B22, B20, B17, B13, B12, B11, 1, 1, 1)

CRC 6 = XOR (B37, B34, B23, B22, B21, B19, B16, B12, B11, B10, 1, 1)

CRC 5 = XOR (B39, B36, B33, B30, B29, B22, B21, B20, B18, B15, B11, B10, B9, 1, 1, 1)

CRC 4 = XOR (B39, B38, B35, B32, B29, B28, B21, B20, B19, B17, B14, B10, B9, B8, 1, 1, 1, 1)

CRC\_3 = XOR (B37, B35, B34, B32, B28, B27, B24, B23, B22, B19, B18, B17, B16, B12, B11, B9, B8, 1, 1, 1, 1)

CRC\_2 = XOR (B39, B38, B36, B35, B34, B33, B32, B27, B26, B24, B21, B20, B18, B16, B15, B13, B12, B10, B8, 1, 1, 1, 1, 1, 1)

CRC\_1 = XOR (B37, B34, B33, B26, B25, B24, B22, B19, B15, B14, B13, B9, 1, 1, 1)

CRC\_0 = XOR (B39, B36, B33, B32, B25, B24, B23, B21, B18, B14, B13, B12, B8, 1, 1, 1, 1)

#### Table 65. CRC result examples

Device address + R/W	0b0 + Register Data	8-bit CRC
0 1 0 0 0 0 0 1	0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0xAC
0x41	0x000	0xAC
0 1 0 0 0 1 0 0	0 1 1 1 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0	0x38
0x44	0x7F 0xD001	0x38

### 20.1.4 Electrical characteristics

#### Table 66. Electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 3.0 V to 5.5 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
I2C					
VDDIO	I <sup>2</sup> C interface supply input	3.135	3.300	3.465	V
VDDIO	To interface supply input	4.75	5.00	5.25	
F <sub>SCL</sub>	SCL clock frequency (max load cap = 100 pF)	- 4	- 2	1	MHz
I2C <sub>VIL</sub>	SCL, SDA low-level input voltage	0.3 x VDDIO		-	V
I2C <sub>VIH</sub>	SCL, SDA high-level input voltage	-50	6	0.7 x VDDIO	V
I2C <sub>HYST</sub>	Input hysteresis	170	6	-	mV
SDA <sub>VOL</sub>	Low-level output voltage at SDA pin (I = 20 mA)	0	<b>O</b> -	0.4	V
C <sub>I2C</sub>	Input capacitance at SCL/SDA	9-	<b>)</b> -	10	pF
t <sub>SPSCL</sub>	SCL pulse width filtering time	18	-	-	ns
t <sub>SPSDA</sub>	SDA pulse width filtering time	28	-	-	ns

#### 20.2 SPI communication

The FS23 provides a 32-bit SPI interface, as alternative to the I<sup>2</sup>C interface (SPI\_EN\_OTP = 1).

#### 20.2.1 SPI interface overview

The SPI has the following arrangement:

#### **MOSI bits**

- Bits 31 to 25: register address
- Bit 24: Read/Write (for reading Bit 24 = 0; For writing Bit 24 = 1)
- Bits 23 to 8: control bits
- Bits 7 to 0: CRC

#### **MISO** bits

- · Bits 31 to 24: general device status
- Bits 23 to 8: device internal control register content
- Bits 7 to 0: CRC

The digital SPI pins (CSB, SCLK, MOSI, MISO) are referenced to VDDIO.

The MCU is the master driving MOSI and FS23 is the slave driving MISO. The MISO data is latched at the SCLK rising edge and MOSI data is latched at the SCLK falling edge. MSB first.

- In write command, MISO [31:24] bits are the general status flags, [23:8] bits are register's content before Write access and MISO [7:0] is the CRC of the message sent by the FS23.
- In read command, MOSI [23:8] bits are all 0 and MOSI [7:0] is the CRC of the message sent by the MCU.

<u>Table 67</u> and <u>Table 68</u> describe SPI communication protocol for writing data into the FS23 or reading data from the FS23.

FS23 data sheet

All information provided in this document is subject to legal disclaimers

Table 67. SPI write command message construction

	B31	B30	B29	B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16
MOSI	OSI Register address [6:0] F										W	rite da	ta [15:8	3]		
MISO	ISO General status flags									R	egiste	r conte	nt befo	re write	9	
	B15	B14	B13	B12	B11	B10	B09	B08	B07	B06	B05	B04	B03	B02	B01	B00
MOSI			٧	Vrite da	ta [7:0	]						CRC	[7:0]			
MISO	O Register content before write										CRO	[7:0] -	respo	nse		

Table 68. SPI read command message construction

Tubic 0	, O. I	i caa c	Ollilliai	ia ilico	sage c	onstruc	Juon									
	B31	B30	B29	B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16
MOSI		F	Registe	r addre	ss [6:0	]		R/W	0x00							
MISO			Ger	neral st	atus fla	ags			Read data [15:8]							
	B15	B14	B13	B12	B11	B10	B09	B08	B07	B06	B05	B04	B03	B02	B01	B00
MOSI				0x	00		A	á	CRC [7:0]							
MISO			F	Read da	ata [7:0	]			CRC [7:0] - response							

# 20.2.2 SPI status bits

Table 69. MISO general device status bits descriptions

Bit	Symbol	Description						
		Interrupt notification from M_HSx_FLG or M_CS_FLG_MSK registers						
		0 No event reported in M_HSx_FLG or M_CS_FLG_MSK registers						
		1 An interrupt or flag is present in M_HSx_FLG or M_CS_FLG_MSK registers						
31	HSxG	Reset on power-on reset (POR), cleared when all individual bits are cleared						
		Flags reported: HS1_OL_I, HS1_OC_I, HS12_TSD_I, HS2_OL_I, HS2_OC_I, HS3_OL_I, HS3_OC_I, HS34_TSD_I, HS4_OC_I, WAKE1_OL_I, WAKE2_OL_I, HVIO1_OL_I, HVIO2_OL_I						
		Interrupt notification from FS_SAFETY_FLG register (safety related errors)						
		0 No event reported in FS_SAFETY_FLG register						
30	30 SAFETYG	1 Safety-related interrupt or flag present in FS_SAFETY_FLG register						
		Reset on power-on reset (POR), cleared when all individual bits are cleared						
		Flags reported: WD_NOK_I, FCCU12_I, FCCU1_I, FCCU2_I, INIT_CRC_NOK_I						
		Interrupt notification from M_CAN or M_LIN registers						
	2	0 No event present reported in M_CAN or M_LIN registers						
29	PHYG	1 An interrupt or flag is present in M_CAN or M_LIN registers						
		Reset on power-on reset (POR), cleared when all individual bits are cleared						
		Flags reported: CAN_TSD_I, CAN_TXD_TO_I, LIN_TSD_I, LIN_TXD_TO_I, LIN_SC_I						
		Interrupt notification from M_IOWU_FLG or M_WU1_FLG registers						
28	WUG	0 No event reported in M_IOWU_FLG or M_WU1_FLG registers						
		1 An interrupt or flag is present in M_IOWU_FLG or M_WU1_FLG registers						
•	•							

FS23 data sheet


Table 69. MISO general device status bits descriptions...continued

Bit	Symbol	Description
		Reset on power-on reset (POR), cleared when all individual bits are cleared
		Flags reported: WK1_WU_I, WK2_WU_I, HVIO1_WU_I, HVIO2_WU_I, LVIO3_WU_I, LVIO4_WU_I, LVI5_WU_I, CAN_WU_I, LIN_WU_I, LDT_WU_I, INT_TO_WU, WD_OFL_WU, V1_UVLP_WU, GO2NORMAL_WU, EXT_RSTB_WU
		Interrupt notification from M_IO_TIMER_G register
		0 No event reported in M_IO_TIMER_G register
27	IOTIMG	1 An interrupt or flag is present in M_IO_TIMER_G register
		Reset on power-on reset (POR), cleared when all individual bits are cleared
		Flags reported: WK1_I, WK2_I, HVIO1_I, HVIO2_I, LVIO3_I, LVIO4_I, LVI5_I, LDT_I
		Interrupt notification from M_VSUP_COM_FLG register
		0 No event reported into M_VSUP_COM_FLG register
26	COMG	1 An interrupt or flag is present in the M_VSUP_COM_FLG register
		Reset on power-on reset (POR), cleared when all individual bits are cleared
		Flags reported: SPI_REQ_I, SPI_CLK_I, SPI_CRC_I, I2C_REQ_I, I2C_CRC_I
		Interrupt notification from M_VSUP_COM_FLG register
		0 No event reported into M_VSUP_COM_FLG register
25	VSUPG	1 An interrupt or flag is present in the M_VSUP_COM_FLG register
		Reset on power-on reset (POR), cleared when all individual bits are cleared
		Flags reported: VSUP_UV_I, VSUP_OV_I, VSHS_UV_I, VSHS_OV_I
		Interrupt notification from M_REG_FLG register
		0 No event reported into M_REG_FLG and M_REG1_FLG registers
24	VxG	1 An interrupt or flag is present in M_REG_FLG or M_REG1_FLG register
		Reset on power-on reset (POR), cleared when all individual bits are cleared
	2	Flags reported: V0UV_I, V0OV_I, V1OC_I, V1UV_I, V1OV_I, V1TSD_I, V1TWARN_I, V1_OCLS_I, V2OC_I, V2UV_I, V2OV_I, V2TSD_I, V3OC_I, V3UV_I, V3OV_I, V3TSD_I

# 20.2.3 Cyclic redundant check

An 8-bit CRC is required for each write and read SPI command. Computation of a CRC is derived from the mathematics of polynomial division, modulo two. The CRC polynomial used is  $x^8+x^4+x^3+x^2+1$  (identified by 0x1D) with a SEED value of hexadecimal '0xFF'.

Figure 52 is an example of CRC encoding HW implementation:



FS23 data sheet

All information provided in this document is subject to legal disclaimers.

# 20.2.3.1 CRC encoding procedure

The effect of the CRC encoding procedure is shown in <u>Table 70</u>. The seed value is appended into the most significant bits of the shift register.

Table 70. Data preparation for CRC encoding

Seed	Register address	Read/write	Data_MSB	Data_LSB	
0xFF	Bits[31:25]	Bit[24]	Bits[23:16]	Bits[15:8]	
Seed	padded with the r	nessage to encode		6,8	padded with 8 zeros

- 1. Using a serial CRC calculation method, the transmitter rotates the seed and data into the least significant bits of the shift register.
- 2. During the serial CRC calculation, the seed and the data bits are XOR compared with the polynomial data bits. When the MSB is logic 1, the comparison result is loaded in the register, otherwise the data bits are simply shifted. It must be noted the 32-bit message to be processed must have the bits corresponding to the CRC byte all equal to zero (00000000).
- 3. Once the CRC is calculated, it replaces the CRC byte initially set to all zeros and is transmitted.

### 20.2.3.2 CRC decoding procedure

- 1. The seed value is loaded into the most significant bits of the receive register.
- 2. Using a serial CRC calculation method, the receiver rotates the received message and CRC into the least significant bits of the shift register in the order received (MSB first).
- 3. When the calculation on the last bit of the CRC is rotated into the shift register, the shift register contains the CRC check result.
  - · If the shift register contains all zeros, the CRC is correct.
  - If the shift register contains a value other than zero, the CRC is incorrect.

#### 20.2.4 Electrical characteristics

Table 71. SPI electrical characteristics

 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 3.0 V to 5.5 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
Interface I/O in	put supply				
V <sub>DDIO</sub>	VDDIO supply voltage range	3.0	-	5.5	V
Static electrica	al characteristics	,			
SPI <sub>VIL</sub>	CSB, SCLK, MOSI low-level input voltage	0.3 x VDDIO	-	-	V
SPI <sub>VIH</sub>	CSB, SCLK, MOSI high-level input voltage	-	-	0.7 x VDDIO	V
SPI <sub>HYST</sub>	CSB, SCLK, MOSI input-voltage hysteresis	0.1	-	0.6	V
SCLK <sub>Pull-Down</sub>	SCLK internal pulldown	100	200	400	kΩ
MISO <sub>VOH</sub>	MISO high-output voltage (I = 2.0 mA)	VDDIO - 0.4	-	-	V
MISO <sub>VOL</sub>	MISO low-output voltage (I = 2.0 mA)	-	-	0.4	V
I <sub>MISO</sub>	Tristate leakage current (VDDIO = 5.0 V)	-5.0	-	5.0	μA


FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 71. SPI electrical characteristics...continued

 $T_A = -40$  °C to 125 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 3.0 V to 5.5 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Description	Min	Тур	Max	Unit
SPI <sub>Pull-up</sub>	CSB, MOSI internal pullup (pullup to VDDIO)	100	200	400	kΩ
C <sub>SPI</sub>	Input capacitor at CSB, SCLK, MOSI	-	7-	10	pF
Dynamic ele	ctrical characteristics		•		
F <sub>SPI</sub>	SPI operation frequency (50 % DC)	0.5	-05	4.0	MHz
t <sub>CLH</sub>	Minimum time SCLK = HIGH	125	40	-	ns
t <sub>CLL</sub>	Minimum time SCLK = LOW	125		-	ns
t <sub>PCLD</sub>	Propagation delay (SCLK to data at 10 % of MISO rising edge), Cout = 100 pF max	90,	)- -	50	ns
t <sub>CSDV</sub>	CSB = low to data at MISO active	- , C	-	100	ns
t <sub>SCLCH</sub>	SCLK low before CSB low (setup time SCLK to CSB change H/L)	125	-	-	ns
t <sub>HCLCL</sub>	SCLK change L/H after CSB = low	125	-	-	ns
t <sub>SCLD</sub>	MOSI input setup time (SCLK change H/L after MOSI data valid)	100	-	-	ns
t <sub>HCLD</sub>	MOSI input hold time (MOSI data hold after SCLK change H/L)	50	-	-	ns
t <sub>SCLCL</sub>	SCLK low before CSB high	125	-	-	ns
t <sub>HCLCH</sub>	SCLK high after CSB high	125	-	-	ns
t <sub>PCHD</sub>	CSB L/H to MISO at high-impedance	-	-	100	ns
t <sub>ONCSB</sub>	CSB minimum high time	5	-	-	μs
t <sub>CSB_MIN</sub>	CSB filter time	10	-	40	ns



# Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

# 21 SPI/I<sup>2</sup>C register mapping

Table 72. Main register mapping

Pagiotor	#				Address			1 90	Pood/Mrito	Dofores
Register	#	Adr_6	Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0	Read/Write	Reference
M_DEV_CFG	0	0	0	0	0	0	0	0	Read only	Section 22.1
M_DEV_PROG_ID	1	0	0	0	0	0	0	1	Read only	Section 22.2
M_GEN_FLAG	2	0	0	0	0	0	100	0	Read only	Section 22.3
M_STATUS	3	0	0	0	0	0	1	1	Read only	Section 22.4
Reserved	4	0	0	0	0	1	0	0	Reserved	-
M_SYS_CFG	5	0	0	0	0	1	0	1	Read/Write	Section 22.5
M_SYS1_CFG	6	0	0	0	0	<u>/</u> 1	1	0	Read/Write	Section 22.6
M_REG_CTRL	7	0	0	0	0	1	1	1	Read/Write	Section 22.7
Reserved	8	0	0	0	1	0	0	0	Reserved	-
Reserved	9	0	0	0	1	0	0	1	Reserved	-
M_REG_FLG	10	0	0	0	1	0	1	0	Read/Write	Section 22.8
M_REG_MSK	11	0	0	0	1	0	(1)	1	Read/Write	Section 22.9
M_REG1_FLG	12	0	0	0	1	1	0	0	Read/Write	<u>Section 22.10</u>
M_REG1_MSK	13	0	0	0	1)	1	0	1	Read/Write	<u>Section 22.11</u>
M_IO_CTRL	14	0	0	0	1	1	1	0	Write only	<u>Section 22.12</u>
M_IO_TIMER_FLG	15	0	0	0	1	1	1	1	Read/Write	<u>Section 22.13</u>
M_IO_TIMER_MSK	16	0	0	1	0	0	0	0	Read/Write	<u>Section 22.14</u>
M_VSUP_COM_FLG	17	0	0	1	0	0	0	1	Read/Write	<u>Section 22.15</u>
M_VSUP_COM_MSK	18	0	0	1	0	0	1	0	Read/Write	<u>Section 22.16</u>
M_IOWU_CFG	19	0	0	1	0	0	1	1	Read/Write	<u>Section 22.17</u>
M_IOWU_EN	20	0	0	1	0	1	0	0	Read/Write	<u>Section 22.18</u>
M_IOWU_FLG	21	0	0	1	0	1	0	1	Read/Write	<u>Section 22.19</u>
M_WU1_EN	22	0	0	1	0	1	1	0	Read/Write	<u>Section 22.20</u>
M_WU1_FLG	23	0	0	1	0	1	1	1	Read/Write	<u>Section 22.21</u>
M_TIMER1_CFG	24	0	0	1	1/	0	0	0	Read/Write	<u>Section 22.22</u>
M_TIMER2_CFG	25	0	0	1	1	0	0	1	Read/Write	<u>Section 22.23</u>
M_TIMER3_CFG	26	0	0	1	1	0	1	0	Read/Write	<u>Section 22.24</u>
M_PWM1_CFG	27	0	0	1	1 1	0	1	1	Read/Write	<u>Section 22.25</u>
M_PWM2_CFG	28	0	0	1	1	1	0	0	Read/Write	<u>Section 22.26</u>
M_PWM3_CFG	29	0	0	1	1 ,	1	0	1	Read/Write	<u>Section 22.27</u>
M_TIMER_PWM_CTRL	30	0	0	1	1	1	1	0	Read/Write	<u>Section 22.28</u>
M_CS_CFG	31	0	0	10	1	1	1	1	Read/Write	<u>Section 22.29</u>
M_CS_FLG_MSK	32	0	1	0	0	0	0	0	Read/Write	Section 22.30

FS23 data sheet

All information provided in this document is subject to legal disclaimers

# Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

Table 72. Main register mapping...continued

Doubleton	#				Address			,	Read/Write	Reference
Register	#	Adr_6	Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0	Read/write	Reference
M_HSx_SRC_CFG	33	0	1	0	0	0	0	1 00	Read/Write	<u>Section 22.31</u>
M_HSx_CTRL	34	0	1	0	0	0	1	0	Read/Write	<u>Section 22.32</u>
M_HSx_FLG	35	0	1	0	0	0	1	1	Read/Write	Section 22.33
M_HSx_MSK	36	0	1	0	0	1	0	0	Read/Write	Section 22.34
M_AMUX_CTRL	37	0	1	0	0	1	0	1	Read/Write	<u>Section 22.35</u>
M_LDT_CFG1	38	0	1	0	0	1	1	0	Read/Write	<u>Section 22.36</u>
M_LDT_CFG2	39	0	1	0	0	1	1	1	Read/Write	Section 22.37
M_LDT_CFG3	40	0	1	0	1	0	0	0	Read/Write	Section 22.38
M_LDT_CTRL	41	0	1	0	1	0	0	0 1	Read/Write	Section 22.39
M_CAN	42	0	1	0	, 1	0	1	0	Read/Write	Section 22.40
M_LIN	43	0	1	0	1	0	1	1	Read/Write	Section 22.41
M_CAN_LIN_MSK	44	0	1	0	1	1	0	0	Read/Write	Section 22.42
M_MEMORY0	45	0	1	0	1 _	1	0	1	Read/Write	Section 22.43
M_MEMORY1	46	0	1	0	1 _	1- (	1	0	Read/Write	Section 22.44

Table 73. Safety-related register mapping

Daviotor					Address				Read/Write	Reference
Register	#	Adr_6	Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0	Read/write	Reference
FS_I_OVUV_CFG1	50	0	1	1	0	0	1	0	Write during INIT then Read only	<u>Section 22.45</u>
FS_I_OVUV_CFG2	51	0	1	1	0	0	1	1	Write during INIT then Read only	<u>Section 22.46</u>
FS_I_FCCU_CFG	52	0	1	1	0	1	0	0	Write during INIT then Read only	<u>Section 22.47</u>
Reserved	53	0	1	1	0	1	0	1	Reserved	-
FS_I_FSSM_CFG	54	0	1	1	0	1	1	0	Write during INIT then Read only	<u>Section 22.48</u>
FS_I_WD_CFG	55	0	1	1	0	1	1	1	Write during INIT then Read only	<u>Section 22.49</u>
FS_WDW_CFG	56	0	1	1	1	0	0	0	Read/Write	<u>Section 22.50</u>
FS_WD_TOKEN	57	0	1	1	1	0	0	1	Read only	<u>Section 22.51</u>
FS_WD_ANSWER	58	0	1	1	1	0	1	0	Write only	<u>Section 22.52</u>
FS_LIMP12_CFG	59	0	1	1	1	0	1	1	Read/Write	<u>Section 22.53</u>
FS_FS0B_LIMP0_REL	60	0	1 0	1	1	1	0	0	Read/Write	<u>Section 22.54</u>
FS_ABIST	61	0	1	1	1	1	0	1	Read/Write	<u>Section 22.55</u>
Reserved	62	0	. 1	1	1	1	1	0	Reserved	-
FS_SAFETY_OUTPUTS	63	0	1	1	1	1	1	1	Read/Write	<u>Section 22.56</u>
FS_SAFETY_FLG	64	1	0	0	0	0	0	0	Read/Write	<u>Section 22.57</u>
FS_CRC	65	1	0	0	0	0	0	1	Read/Write	Section 22.58

FS23 data sheet

All information provided in this document is subject to legal disclaimers

# Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

# 21.1 Readable registers

Logic	Register name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	M_DEV_ CFG	0	0	CAN_EN	LIN_EN	LDTIM_EN	HSD13_EN	HSD24_EN	V2_EN	V1_PNP_EN	ABIST_EN	FCCU_EN	FS0B_EN	LIMP0_EN	V0MON_EN	0	0
	M_DEV_ PROG_ID	FULL_LAYER_REV				METAL_LAYER_REV					PRO	G_IDH		PROG_IDL			
	M_GEN_ FLAG	0	0	0	0	0	0	0	0	HSxG	SAFETYG	PHYG	WUG	IOTIMG	COMG	VSUPG	VxG
	M_STATUS	V1 TWARN_S	LPON_S	NORMAL_S	INIT_S	0	WK2_S	WK1_S	HVIO2_S	HVIO1_S	LVI5_S	LVIO4_S	LVIO3_S	V1_MODE	V1_S	V2_S	V3_S
	M_SYS_ CFG	0	BAT_FAIL	0	POR	0	LOCK_INIT	0	0	0	0	INT_TO_ WUEN	0	INTB_DUR	0	MOD_CONF	MOD_EN
	M_SYS1_ CFG	0	0	0	VBOS2 V1_SW_ ALWAYS_EN	0	LOAD_ OTP_BYP	SLOT_BYP	TSLOT_ DOWN_CFG	0	0	0	0	DBG_MODE	0	0	OTP_MODE
	M_REG_ CTRL	0	0	0	BUCK_SI	RHSOFF	E	BUCK_SRHSO	V	0	0	V2ON_ LPON	0	0	V3ON_ LPON	0	0
	M_REG_ FLG	V0UV_I	V00V_I	V1TWARN_I	V1TSD_I	V2TSD_I	V3TSD_I	V2OL_I	V1UV_I	V2UV_I	V3UV_I	V10V_I	V2OV_I	V3OV_I	V1OC_I	V2OC_I	V3OC_I
	M_REG_ MSK	V0UV_M	V0OV_M	V1 TWARN_M	V1TSD_M	V2TSD_M	V3TSD_M	V2OL_M	V1UV_M	V2UV_M	V3UV_M	V1OV_M	V2OV_M	V3OV_M	V1OC_M	V2OC_M	V3OC_M
	M_REG1_ FLG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	V1_OCLS_I
Main	M_REG1_ MSK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	V1_OCLS_M
	M_IO_ TIMER_FLG	0	0	0	0	0	0	0	LDT_I	LVI5_I	LVIO4_I	LVIO3_I	HVIO2_I	HVIO1_I	0	WK2_I	WK1_I
	M_IO_ TIMER_MSK	0	0	0	0	0	0	0	LDT_M	LVI5_M	LVIO4_M	LVIO3_M	HVIO2_M	HVIO1_M	0	WK2_M	WK1_M
	M_VSUP_ COM_FLG	0	0	0	VBOS2 V1SW_S	VBOS_UV	0	I2C_CRC_I	I2C_REQ_I	SPI_CRC_I	SPI_CLK_I	SPI_REQ_I	0	VSHS_OV_I	VSHS_UV_I	VSUPOV_I	VSUPUV_I
	M_VSUP_ COM_MSK	0	0	0	0	0	0	I2C_CRC_M	I2C_REQ_M	SPI_CRC_M	SPI_CLK_M	SPI_REQ_M	0	VSHS_ OV_M	VSHS_ UV_M	VSUPOV_M	VSUPUV_M
	M_IOWU_ CFG	LVI5_ WUCFG	LVIO4_ WUCFG	LVIO3_ WUCFG	0	HVIO2_ DGLT	HVIO1_ DGLT	WK2_DGLT	WK1_DGLT	HVIO2_	WUCFG	HVIO1_	WUCFG	WK2_\	WUCFG	WK1_V	VUCFG
	M_ IOWU_EN	0	0	LVI5_\	WUEN	LVIO4_WUEN		LVIO3_WUEN		HVIO2	_WUEN HVI		_WUEN	WK2_	WK2_WUEN		WUEN
	M_IOWU_ FLG	LVI5_WU_I	LVIO4_WU_I	LVIO3_WU_I	0	HVIO2_ CYS_RDY	HVIO1_ CYS_RDY	HVIO2_ CYC_S	HVIO1_ CYC_S	HVIO2_ WU_I	HVIO1_ WU_I	WK2_ CYS_RDY	WK1_ CYS_RDY	WK2_ CYC_S	WK1_ CYC_S	WK2_WU_I	WK1_WU_I
	M_WU1_EN	0	0	0	0	0	0	0	0	0	0	LDT_\	WUEN	LIN_\	NUEN	CAN_WUEN	
	M_WU1_ FLG	0	0	0	0	0	0	FS_EVT	EXT_ RSTB_WU	WD_ OFL_WU	V1_ UVLP_WU	INT_TO_WU	GO2 NORMAL_ WU	0	LDT_WU_I	LIN_WU_I	CAN_WU_I
	M_TIMER1_ CFG	0	0	0	0	0	0	0	TIMER	1_DLY		TIMEF	R1_ON	•	TIMER1_PER		

# Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

	egister name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	TIMER2_ CFG	0	0	0	0	0	0	0	0 TIMER2_DLY TIMER2_ON						TIMER2_PER				
	TIMER3_ CFG	0	0	0	0	0	0	0	0 TIMER3_DLY TIMER3_ON						TIMER3_PER				
M_I	PWM1_ CFG	0	0	0	PWM	1_DLY	PWM1_F		PWM1_DC										
M_I	PWM2_ CFG	0	0	0	PWM:	2_DLY	PWM2_F		-										
M_i	PWM3_ CFG	0	0	0	PWM:	3_DLY	PWM3_F	PWM3_DC											
M_ PWI	TIMER_ M_CTRL	0	0	0	0	0	0	0	0	0	TIM1_EN	TIM2_EN	TIM3_EN	0	PWM1_EN	PWM2_EN	PWM3_		
М_С	CS_CFG	0	0	0	0	0	0	HS_FLT_ WU_FORCE	0	HVIO2_	HS_SEL	HVIO1_	HS_SEL	WK2_H	HS_SEL	WK1_I	HS_SEL		
M FL0	I_CS_ G_MSK	0	0	0	0	0	0	0	HVIO2_ OL_M	HVIO1_ OL_M	WAKE2_ OL_M	WAKE1_ OL_M	0	HVIO2_OL_I	HVIO1_OL_I	WAKE2_ OL_I	WAKE OL_		
M <sub>.</sub> SR	_HSx_ :C_CFG	HS4_SRC_SEL				HS3_SRC_SEL				HS2_SRC_SEL				HS1_SRC_SEL					
M <sub>.</sub>	_HSx_ CTRL	0	HS_ VSHSUVOV_ REC	HS_ VSHSUV_ DIS	HS_ VSHSOV_ DIS	0	0	0	0	0	HS4_EN	0	HS3_EN	0	HS2_EN	0	HS1_		
М_Н	HSx_FLG	0	0	0	HS4_OL_I	HS4_OC_I	0	HS3_OL_I	HS3_OC_I	HS34_TSD_I	0	HS2_OL_I	HS2_OC_I	0	HS1_OL_I	HS1_OC_I	HS12_T		
M	_HSx_ MSK	0	0	0	HS4_OL_M	HS4_OC_M	0	HS3_OL_M	HS3_OC_M	HS34_ TSD_M	0	HS2_OL_M	HS2_OC_M	0	HS1_OL_M	HS1_OC_M	HS12 TSD_		
M_	AMUX_ CTRL	0	0	0	0	0	0	AMUX_EN	AMUX_DIV	0	0	0			'				
M <sub>.</sub>	_LDT_ CFG1					_	V /	2	LDT_AFT	ER_RUN	ı	1	I						
M <sub>.</sub>	_LDT_ CFG2					×.	V (		LDT_V	VUP_L									
M <sub>.</sub>	_LDT_ CFG3	0	0	0	0	0	0	0	0	$\bigvee$	LDT_WUP_H								
M	_LDT_ CTRL	0	0	0	0	0	0	0	0	LDT2LP		LDT_FNCT		LDT_SEL	LDT_MODE	LDT_EN	LDT_F		
М	I_CAN	0	0	0	0	0	0	CAN_	MODE	CAN_ ACTIVE_ MODE_S	0	CAN_ FS_DIS	0	0	0	CAN_ TXD_TO_I	CAN_T		
N	/_LIN	0	LIN_N	MODE	LIN_S	LOPE LIN_FS_DIS		LIN_ VSHSUV_ DIS	LIN_SC	LIN_ TXD_TO	0	0	0	0	LIN_SC_I	LIN_TXD_ TO_I	LIN_TS		
M_ LIN	_CAN_ N_MSK	0	0		LII	N_FSM_STATE	E_S	7	LIN_SC_M	LIN_TXD_ TO_M	LIN_TSD_M	0	CA	N_FSM_STATE	_s	CAN_TXD_ TO_M	CAN TSD		
	M_ MORY0	MEMORY0[15	MEMORY0[14]	MEMORY0[13]	MEMORY0[12]	MEMORY0[11]	MEMORY0[10]	MEMORY0[9]	MEMORY0[8]	MEMORY0[7]	MEMORY0[6]	MEMORY0[5]	MEMORY0[4]	MEMORY0[3]	MEMORY0[2]	MEMORY0[1]	MEMOF		
	M_ MORY1	MEMORY1[15	5]MEMORY1[14]	MEMORY1[13]	MEMORY1[12]	MEMORY1[11]	MEMODY4[40]	MEMODYARO		MEMORYMEN	MEN 10 D) (1/0)	1	MEMORYMAN			145140B)(((()			

FS23 data shee

All information provided in this document is subject to legal disclaimers.

# Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

Logic	Register name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	FS_I_ OVUV_ CFG1	0	0	0	V1MON_ OV_RSTB_ IMPACT	V1MON_ OV_FS0B_ IMPACT	V1MON_ OV_LIMP0_ IMPACT	V1MON_ UV_RSTB_ IMPACT	V1MON_ UV_FS0B_ IMPACT	V1MON_ UV_LIMP0_ IMPACT	0	V2MON_ OV_RSTB_ IMPACT	V2MON_ OV_FS0 B_IMPACT	V2MON_ OV_LIMP0_ IMPACT	V2MON_ UV_RSTB_ IMPACT	V2MON_ UV_FS0 B_IMPACT	V2MON_ UV_LIMP0_ IMPACT	
	FS_I_ OVUV_ CFG2	0	0	0	V3MON_ OV_RSTB_ IMPACT	V3MON_ OV_FS0 B_IMPACT	V3MON_ OV_LIMP0_ IMPACT	V3MON_ UV_RSTB_ IMPACT	V3MON_ UV_FS0B_ IMPACT	V3MON_ UV_LIMP0_ IMPACT	0	V0MON_ OV_RSTB_ IMPACT	V0MON_ OV_FS0 B_IMPACT	V0MON_ OV_LIMP0_ IMPACT	V0MON_ UV_RSTB_ IMPACT	V0MON_ UV_FS0 B_IMPACT	V0MON_ UV_LIMP0_ IMPACT	
	FS_I_ FCCU_CFG	0 FCCU_CFG			F	CCU2_ASSIGI	N	FCCU12_ FLT_POL	FCCU2_ FLT_POL	FCCU1_ FLT_POL	FCCU2_ RSTB_ IMPACT	FCCU2_FS0 B_ IMPACT	FCCU2_ LIMP0_ IMPACT	FCCU1_ RSTB_ IMPACT	FCCU1_FS0 B_ IMPACT	FCCU1_ LIMP0_ IMPACT		
	FS_I_ FSSM_CFG	0	EXT_ RSTB_DIS	RSTB8 S_DIS	RSTB_DUR	LIMP0_ SC_RSTB_ IMPACT	EXTRSTB_ FS0B_ IMPACT	FS0B_SC_ RSTB_ IMPACT	FLT_ER	R_LIMIT	FLT_MID_ RSTB_ IMPACT	FLT_MID_ FS0B_ IMPACT	FLT_MID_ LIMP0_ IMPACT	FLT_ERR_CNT				
	FS_I_ WD_CFG	0	WD_RSTB_ IMPACT	WD_FS0 B_IMPACT	WD_LIMP0_ IMPACT	WD_DIS_ LPON	WD_RF	R_LIMIT	WD_ER	R_LIMIT	WD_RFR_CNT			WD_ERR_CNT				
	FS_WDW_ CFG	0	0	0	0	WDW_ REC_EN	WDW_EN	0		WDW_PERIOD 0				WDW_RECOVERY				
Fail- safe	FS_WD_ TOKEN	WD_TOKEN																
	FS_LIMP12_ CFG	0	0	0	0	0	0	0	LIMP2_DC_CFG		LIMP2_CFG		0	0 LIMP		I_CFG	0	
	FS_FS0B_ LIMP0_REL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	FS_ABIST	ABIST_ READY	0	0	ABIST_ DONE	ABIST_ ONGOING	ABIST_V0 MON_DIAG	ABIST_V1 UVLP_DIAG	ABIST_V1 MON_DIAG	ABIST_V2 MON_DIAG	ABIST_V3 MON_DIAG	0	ABIST_ V0MON	ABIST_ V1UVLP	ABIST_ V1MON	ABIST_ V2MON	ABIST_ V3MON	
	FS_ SAFETY_ OUTPUTS	0	RSTB_EXT	RSTB_EVT	RSTB_DRV	RSTB_SNS	RSTB_DIAG	0	FS0B_DRV	FS0B_SNS	FS0B_DIAG	0	0	LIMP0_DRV	LIMP0_SNS	LIMP0_DIAG	0	
	FS_ SAFETY_ FLG	FCCU12_ ERR_S	FCCU1_ ERR_S	FCCU2_ ERR_S	INIT_CRC_ NOK_M	INIT_CRC_ NOK_I	WD_NOK_M	WD_NOK_I	0	FCCU12_M	FCCU1_M	FCCU2_M	FCCU12_I	FCCU1_I	FCCU2_I	FCCU1_S	FCCU2_S	
	FS_CRC	0	0	0	0	0	INIT_CRC_ FS0B_ IMPACT	INIT_CRC_ LIMP0_ IMPACT	0		CRC_VALUE							

NXP Semiconductors FS23 data sheet

#### Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

# 21.2 Writable registers

jic	Register name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default value
	M_SYS_ CFG	-	-	-	-	-	LOCK_INIT	GO2INIT	GO2 NORMAL	GO2LPON	GO2LPOFF	INT_TO_ WUEN	INTB_REQ	INTB_DUR	-	MOD_ CONF	MOD_EN	OTP fuse
	M_SYS1_ CFG	-	-	-	VBOS2 V1_SW_ ALWAYS_ EN	-	LOAD_ OTP_BYP	SLOT_BYP	TSLOT_ DOWN_ CFG	-	SOFTPOR_ REQ	<u>A</u> .	DBG_EXIT	-	-	OTP_EXIT	-	OTP fuse
	M_REG_ CTRL	-	-	-	BUCK_S	RHSOFF	E	BUCK_SRHSO	N	-	- 0	V2ON_ LPON	V2EN	V2DIS	V3ON_ LPON	V3EN	V3DIS	OTP fuse
	M_REG_ MSK	V0UV_M	V0OV_M	V1 TWARN_M	V1TSD_M	V2TSD_M	V3TSD_M	V2OL_M	V1UV_M	V2UV_M	V3UV_M	V1OV_M	V2OV_M	V3OV_M	V1OC_M	V2OC_M	V3OC_M	0x0000
	M_REG1_ MSK	-	-	-	-	-	-	-	- , 4	-	3	0	-	-	-	-	V1_ OCLS_M	0x0000
	M_IO_ CTRL	-	-	-	-	-	-	HVIO1HI	HVIO1LO	HVIO2HI	HVIO2LO	LVIO3HI	LVIO3LO	LVIO4HI	LVIO4LO	LVO6HI	LVO6LO	0x0000
	M_IO_ TIMER_ MSK	-	-	-	-	-	-	57	LDT_M	LVI5_M	LVIO4_M	LVIO3_M	HVIO2_M	HVIO1_M	-	WK2_M	WK1_M	0x0000
	M_VSUP_ COM_MSK	-	-	-	-	-	-	I2C_ CRC_M	I2C_ REQ_M	SPI_ CRC_M	SPI_CLK_M	SPI_ REQ_M	-	VSHS_ OV_M	VSHS_ UV_M	VSUPOV_M	VSUPUV_M	0x0000
	M_IOWU_ CFG	LVI5_ WUCFG	LVIO4_ WUCFG	LVIO3_ WUCFG	Reserved	HVIO2_ DGLT	HVIO1_ DGLT	WK2_DGLT	WK1_DGLT	HVIO2_	WUCFG	HVIO1_	WUCFG	WK2_V	VUCFG	WK1_V	VUCFG	0x0005
in	M_ IOWU_EN	-	-	LVI5_\	WUEN	LVIO4	_WUEN	LVIO3	_WUEN	HVIO2	_WUEN	HVIO1	_WUEN	WK2_	WUEN	WK1_	WUEN	0x00FF
ı	M_WU1_EN	-	-	-	-	-	A-7		J -, \	<i>J</i> -	0-	LDT_	WUEN	LIN_V	VUEN	CAN_	WUEN	0x000F
	M_ TIMER1_ CFG	-	-	-	-	-	~	2	TIMER	1_DLY		TIME	R1_ON			TIMER1_PER		0x0000
	M_ TIMER2_ CFG	-	-	-	-	- (	D'- 6		TIMER	2_DLY		TIME	R2_ON			TIMER2_PER		0x0000
	M_ TIMER3_ CFG	-	-	-	-		·-Q	7 - 1	TIMER	3_DLY		TIME	R3_ON			TIMER3_PER		0x0000
	M_PWM1_ CFG	-	-	-	PWM1	1_DLY	PWM1_F		7 ^	7		PWM	I1_DC		ı			0x0000
	M_PWM2_ CFG	-	-	-	PWM2	2_DLY	PWM2_F					PWM	12_DC					0x0000
f	M_PWM3_ CFG	-	-	-	PWM3	B_DLY	PWM3_F	Õ	7	7		PWM	13_DC					0x0000
	M_TIMER_ PWM_ CTRL	-	-	-	-0	-0	7 - 7	<b>9</b> -	7-	-	TIM1_EN	TIM2_EN	TIM3_EN	-	PWM1_EN	PWM2_EN	PWM3_EN	0x0000
ı	M_CS_CFG	-	-	-	8		-6	HS_FLT_ WU_ FORCE	<b>9</b> -	HVIO2_	HS_SEL	HVIO1_	HS_SEL	WK2_F	IS_SEL	WK1_F	IS_SEL	0x0000

NXP Semiconductors FS23 data sheet

#### Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

			1	1	1					ı					T	1		I
Logic	Register name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default value
	M_CS_ FLG_MSK	-	-	-	-	-	-	-	HVIO2_ OL_M	HVIO1_ OL_M	WAKE2_ OL_M	WAKE1_ OL_M	• -	-	-	-	-	0x0000
	M_HSx_ SRC_CFG		HS4_S	RC_SEL			HS3_SF	RC_SEL			HS2_S	RC_SEL	,90		HS1_SF	RC_SEL		0x0000
	M_HSx_ CTRL	-	HS_ VSHSUVOV_ REC	HS_ VSHSUV_ DIS	HS_ VSHSOV_ DIS	-	-	-	-	-	HS4_EN	<u> </u>	HS3_EN	-	HS2_EN	-	HS1_EN	0x0000
	M_HSx_ MSK	-	-	-	HS4_OL_M	HS4_OC_M	-	HS3_OL_M	HS3_OC_M	HS34_ TSD_M	- (	HS2_OL_M	HS2_OC_M	-	HS1_OL_M	HS1_OC_M	HS12_ TSD_M	0x0000
	M_AMUX_ CTRL	-	-	-	-	-	-	AMUX_EN	AMUX_DIV	-		- 6			AMUX			0x0000
	M_LDT_ CFG1								LDT_AFT	ER_RUN	0	C	)					0x0000
	M_LDT_ CFG2								LDT_V	VUP_L	87							0x0000
	M_LDT_ CFG3	-	-	-	-	-	-		1-0			$\bigcap$	LDT_V	VUP_H				0x0000
	M_LDT_ CTRL	-	-	-	-	-	-			LDT2LP		LDT_FNCT		LDT_SEL	LDT_MODE	LDT_EN	-	0x0000
	M_CAN	-	-	-	-	-	-	CAN_	MODE	1-4	- 9	CAN_ FS_DIS	-	-	-	CAN_ TXD_TO_I	CAN_TSD_I	0x0000
	M_LIN	-	LIN_I	MODE	LIN_S	SLOPE	LIN_ FS_DIS	LIN_ VSHSUV_ DIS	LIN_SC	LIN_ TXD_TO	2	-	-	-	LIN_SC_I	LIN_TXD_ TO_I	LIN_TSD_I	0x0000
	M_CAN_ LIN_MSK	-	-		LIN	N_FSM_STATE	_S	<b>Q</b> -	LIN_SC_M	LIN_TXD_ TO_M	LIN_TSD_M	-	CA	N_FSM_STAT	E_S	CAN_TXD_ TO_M	CAN_ TSD_M	0x0000
	M_ MEMORY0						~	Q.	MEM	ORY0						•		0x0000
	M_ MEMORY1						& T		MEM	ORY1								0x0000
	FS_I_ OVUV_ CFG1	-	-	-	V1MON_ OV_RSTB_ IMPACT	V1MON_ OV_FS0 B_IMPACT	V1MON_ OV_LIMP0_ IMPACT	V1MON_ UV_RSTB_ IMPACT	V1MON_ UV_FS0 B_IMPACT	V1MON_ UV_LIMP0_ IMPACT	-	V2MON_ OV_RSTB_ IMPACT	V2MON_ OV_FS0 B_IMPACT	V2MON_ OV_LIMP0_ IMPACT	V2MON_ UV_RSTB_ IMPACT	V2MON_ UV_FS0 B_IMPACT	V2MON_ UV_LIMP0_ IMPACT	OTP fuse
	FS_I_ OVUV_ CFG2	-	-	-	V3MON_ OV_RSTB_ IMPACT	V3MON_ OV_FS0 B_IMPACT	V3MON_ OV_LIMP0_ IMPACT	V3MON_ UV_RSTB_ IMPACT	V3MON_ UV_FS0 B_IMPACT	V3MON_ UV_LIMP0_ IMPACT	-	V0MON_ OV_RSTB_ IMPACT	V0MON_ OV_FS0 B_IMPACT	V0MON_ OV_LIMP0_ IMPACT	V0MON_ UV_RSTB_ IMPACT	V0MON_ UV_FS0 B_IMPACT	V0MON_ UV_LIMP0_ IMPACT	OTP fuse
Fail-	FS_I_ FCCU_CFG	-		FCCU_CFG	<b>A</b>	F	CCU2_ASSIG	N	FCCU12_ FLT_POL	FCCU2_ FLT_POL	FCCU1_ FLT_POL	FCCU2_ RSTB_ IMPACT	FCCU2_ FS0B_ IMPACT	FCCU2_ LIMP0_ IMPACT	FCCU1_ RSTB_ IMPACT	FCCU1_ FS0B_ IMPACT	FCCU1_ LIMP0_ IMPACT	0X103F
safe	FS_I_ FSSM_CFG	-	EXT_ RSTB_DIS	RSTB8 S_DIS	RSTB_DUR	LIMP0_ SC_RSTB_ IMPACT	EXTRSTB_ FS0B_ IMPACT	FS0B_SC_ RSTB_ IMPACT	FLT_ER	R_LIMIT	FLT_MID_ RSTB_ IMPACT	FLT_MID_ FS0B_ IMPACT	FLT_MID_ LIMP0_ IMPACT		FLT_EF	RR_CNT		OTP fuse
	FS_I_ WD_CFG	-	WD_RSTB_ IMPACT	WD_FS0 B_IMPACT	WD_ LIMP0_ IMPACT	WD_DIS_ LPON	WD_RF	R_LIMIT	WD_ER	R_LIMIT	-	-	-	-	-	-	-	0x7080
	FS_WDW_ CFG	-	-	-		WDW_ REC_EN	WDW_EN	0 - 8	7	WDW_	PERIOD		-		WDW_RE	ECOVERY		0x01AB

FS23 data shee

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors FS23 data sheet

#### Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

Logic	Register name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default value
	FS_WD_ ANSWER								WD_AN	NSWER			•					0x0000
	FS_ LIMP12_ CFG	-	-	-	-	-	-	-	LIMP2_[	DC_CFG	LIMP2	2_CFG	LIMP2_ REQ	-	LIMP1	_CFG	LIMP1_ REQ	OTP fuse
	FS_FS0B_ LIMP0_REL								RELEASE_F	S0B_LIMP0		A						0x0000
	FS_ABIST	-	LAUNCH_ ABIST	CLEAR_ ABIST	-	-	-	-	-	-	- (	20	ABIST_ V0MON	ABIST_ V1UVLP	ABIST_ V1MON	ABIST_ V2MON	ABIST_ V3MON	0x0000
	FS_ SAFETY_ OUTPUTS	-	-	-	-	-	-	RSTB_REQ	-	-		FS0B_REQ	7 -	-	-	-	LIMP0_ REQ	0x0000
	FS_ SAFETY_ FLG	-	-	-	INIT_CRC_ NOK_M	-	WD_ NOK_M	-	- 🙏	FCCU12_M	FCCU1_M	FCCU2_M	-	-	-	-	-	0x0000
	FS_CRC	-	INIT_ CRC_REQ	-	-	-	INIT_CRC_ FS0B_ IMPACT	INIT_CRC_ LIMP0_ IMPACT	1-0		9		CRC_	VALUE		•		0x0000

# 22 SPI/I<sup>2</sup>C register description

### 22.1 M\_DEV\_CFG

Table 74. M DEV CFG register bit allocation

		3						
Bit	15	14	13	12	11	10	9	8
Write	-	-	-	-	-	-	-	-
Read	0	0	CAN_EN	LIN_EN	LDTIM_EN	HSD13_EN	HSD24_EN	V2_EN
Reset	0	0	OTP fuse					
Bit	7	6	5	4	3	2	1	0
Write	-	-	-	-	-	<u> </u>	<u> </u>	-
Read	V1_PNP_EN	ABIST_EN	FCCU_EN	FS0B_EN	LIMP0_EN	V0MON_EN	0	0
Reset	OTP fuse	OTP fuse	OTP fuse	OTP fuse	OTP fuse	OTP fuse	0	0

Table 75. M\_DEV\_CFG register bit description

Bit	Symbol	Description
		Report the enable of VMON_EXT
2	VOMON EN	0 VMON_EXT is disabled
2	VOIMOIN_EIN	1 VMON_EXT is enabled
	Symbol  V0MON_EN  LIMP0_EN  FS0B_EN  FCCU_EN  V1_PNP_EN  V2_EN	OTP Fuse load
		Report the enable of LIMP0
2	LIMBO EN	0 LIMP0 is disabled
3	LIMPO_EN	1 LIMP0 is enabled
		OTP Fuse load
		Report the enable of FS0B
	5005 511	0 FS0B is disabled
4	FS0B_EN	1 FS0B is enabled
		OTP Fuse load
		Report the enable of FCCU
_	FCCU_EN	0 FCCU is disabled
5		1 FCCU is enabled
		OTP Fuse load
		Report the enable of ABIST on demand
•		0 ABIST on demand is disabled
6	ABIST_EN	1 ABIST on demand is enabled
		OTP Fuse load
		Report the enable of V1 PNP mode
_		0 V1 PNP mode is disabled
7	V1_PNP_EN	1 V1 PNP mode is enabled
		OTP Fuse load
		Report the enable of V2 regulator by OTP
		0 V2 regulator is disabled by OTP
8	V2_EN	1 V2 regulator is enabled by OTP
		OTP Fuse load
_		Report the enable of HS2 and HS4
9	HSD24_EN	0 HS2 and HS4 are disabled

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 75. M\_DEV\_CFG register bit description...continued

Bit	Symbol	Description
		1 HS2 and HS4 are enabled
		OTP Fuse load
		Report the enable of HS1 and HS3
10	LICD12 EN	0 HS1 and HS3 are disabled
10	HSD13_EN	1 HS1 and HS3 are enabled
		OTP Fuse load
		Report the enable of the Long Duration Timer (LDT)
44	L DTIM EN	0 LDT is disabled
11	LDTIM_EN	1 LDT is enabled
		OTP Fuse load
		Report the enable of the LIN
12	LINETN	0 The LIN is disabled
12	LIN_EN	1 The LIN is enabled
		OTP Fuse load
		Report the enable of the CAN
13	CAN EN	0 The CAN is disabled
13	CAN_EN	1 The CAN is enabled
		OTP Fuse load

### 22.2 M\_DEV\_PROG\_ID

Table 76. M\_DEV\_PROG\_ID register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-	-	-	-	- *		-
Read		FULL_LA	YER_REV			METAL_LA	YER_REV	
Reset	0	0	0	1	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-	-	-	-	(-7	90	-
Read	PROG_IDH PROG_IDL							
Reset		ОТР	fuse			ОТР	fuse	

Table 77. M\_DEV\_PROG\_ID register bit description

Bit	Symbol	Description
		Report the first digit of the OTP code (0-F)
0 to 3	PROG_IDL	Program ID dependent
		OTP Fuse load
		Report the second digit of the OTP code (A-R)
4 to 7	PROG_IDH	Program ID dependent
		OTP Fuse load
		Report the Metal Mask revision
		0000 Rev A0 ( Default full Layer revision)
		0001 Rev X1
		0010 Rev X2
		0011 Rev X3
		0100 Rev X4
		0101 Rev X5
	P	0110 Rev X6
	METAL_	0111 Rev X7
8 to 11	LAYER_REV	1000 Rev X8
		1001 Rev X9
		1010 Rev X10
		1011 Rev X11
		1100 Rev X12
		1101 Rev X13
		1110 Rev X14
	2 6	1111 Rev X15
		N/A
		Report the Full Layer Mask revision (X)
		0000 Unused
	7 ()	0001 Pass A silicon
		0010 Pass B silicon
12 to 15	FULL_LAYER_REV	0011 Pass C silicon
		0100 Pass D silicon
		0101 Pass E silicon
		0110 Pass F silicon

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 77. M\_DEV\_PROG\_ID register bit description...continued

Bit	Symbol		Description
		0111 Pass G silicon	<b>~</b> .
		1000 Pass H silicon	
		1001 Pass I silicon	
		1010 Pass J silicon	
		1011 Pass K silicon	,
		1100 Pass L silicon	
		1101 Pass M silicon	( ) 90
		1110 Pass N silicon	
		1111 Pass O silicon	A 63
		N/A	

#### 22.3 M\_GEN\_FLAG

Table 78. M\_GEN\_FLAG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-				-	-	-
Read	-	-	- 7		(-7	( )-	-	-
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-	-	L		-	-	-
Read	HSxG	SAFETYG	PHYG	WUG	IOTIMG	COMG	VSUPG	VxG
Reset	0	0	0	0	0	0	0	0

Table 79. M\_GEN\_FLAG register bit description

Bit	Symbol	Description
		Report an event on a regulator VxG = V3OC_I or V3OV_I or V3UV_I or V3TSD_I or V2OC_I or V2OV_I or V2UV_I or V2TSD_I or V2OL_I or V1OC_I or V1OV_I or V1UV_I or V1TSD_I or V1TWARN_I or V1_OCLS_I or V0UV_I or V0OV_I
0	VxG	0 No event
		1 Vx event occurred
		POR, cleared when all Vx flags are cleared
		Report a VSUP error VSUPG = VSUP_UV_I or VSUP_OV_I or VSHS_OV_I or VSHS_UV_I
	No. (7)	0 No error
1	VSUPG	1 VSUP error reported
		POR, cleared when all VSUP flags are cleared
		Report an error on the communication (SPI or I2C) COMG = SPI_REQ_I or SPI_CLK_I or SPI_CRC_I or I2C_ REQ_I or I2C_CRC_I
2	COMG	0 No error
		1 Communication error reported
	7	POR, cleared when all COM flags are cleared
		Report an IO or LDT event IOTIMG = WK1_I or WK2_I or HVIO1_I or HVIO2_I or LVIO3_I or LVIO4_I or LVI5_I or LDT_I
3	IOTIMG	0 No event
		1 event occurred
		POR, cleared when all IO and LDT flags are cleared

Table 79. M\_GEN\_FLAG register bit description...continued

Bit	Symbol	Description
		Report a wake up event WUG = LVI5_WU_I or LVIO4_WU_I or LVIO3_WU_I or HVIO2_WU_I or HVIO1_WU_I or WK2_WU_I or WK1_WU_I or CAN_WU_I or LIN_WU_I or LDT_WU_I or INT_TO_WU or WD_OFL_WU or V1_UVLP_WU or GO2NORMAL_WU or EXT_RSTB_WU
4	WUG	0 No event
		1 Wake up event occurred
		POR, cleared when all WU flags are cleared
		Report a Physical Layer error PHYG = LIN_TSD_I or LIN_TXD_TO_I or LIN_SC_I or CAN_TSD_I or CAN_TXD_TO_I
5	PHYG	0 No error
		1 CAN or LIN error reported
		POR, cleared when all CAN and LIN flags are cleared
		Report a safety related error SAFETYG = WD_NOK_I or FCCU12_I or FCCU1_I or FCCU2_I or INIT_CRC_NOK_I
0	CAFETYO	0 No error
6	SAFETYG	1 Watchdog Refresh error reported
		POR, cleared when all WD flags are cleared
		Report a High Side event or a Cyclic Sense event HSxG = HS1_OL_I or HS1_OC_I or HS12_TSD_I or HS2_OL_I or HS2_OC_I or HS3_OL_I or HS3_OC_I or HS34_TSD_I or HS4_OL_I or HS4_OC_I or WAKE1_OL_I or WAKE2_OL_I or HVIO1_OL_I or HVIO2_OL_I
7	HSxG	0 No error
		1 event reported
		POR, cleared when all HSx and cyclic sense flags are cleared

### 22.4 M\_STATUS

Table 80. M\_STATUS register bit allocation

Bit         15         14         13         12         11         10         9           Write         -         <	Tubio oo. III_	isio dei in_e i Ai de l'oglotei sit anodation							
Read         V1TWARN_S         LPON_S         NORMAL_S         INIT_S         0         WK2_S         WK1_S         H           Reset         0         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1           Write         -         -         -         -         -         -         -           Read         HVIO1_S         LVI5_S         LVIO4_S         LVIO3_S         V1_MODE         V1_S         V2_S	Bit	15	14	13	12	11	10	9	8
Reset         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1           Write         -         -         -         -         -         -         -           Read         HVIO1_S         LVI5_S         LVIO4_S         LVIO3_S         V1_MODE         V1_S         V2_S	Write	-		- 7		7 -	-	-	-
Bit         7         6         5         4         3         2         1           Write         -         -         -         -         -         -         -           Read         HVIO1_S         LVI5_S         LVIO4_S         LVIO3_S         V1_MODE         V1_S         V2_S	Read	V1TWARN_S	LPON_S	NORMAL_S	INIT_S	0	WK2_S	WK1_S	HVIO2_S
Write         - <th>Reset</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th> <th>0</th>	Reset	0	0	0	0	0	0	0	0
Read         HVIO1_S         LVI5_S         LVIO4_S         LVIO3_S         V1_MODE         V1_S         V2_S	Bit	7	6	5	4	3	2	1	0
	Write	-	C* (	y	7 -	-	-	-	-
Reset         0         0         0         0         0         0	Read	HVIO1_S	LVI5_S	LVIO4_S	LVIO3_S	V1_MODE	V1_S	V2_S	V3_S
	Reset	0	0	0	0	0	0	0	0

Table 81. M STATUS register bit description

Bit	Symbol	Description
	A .	Real-time Status of V1 Regulator
0	0,42,0	0 V3 is Disabled
0	V3_S	1 V3 is Enabled
		Real-time information
	7 ()	Real-time status of V2 Regulator
4	V/2 C	0 V2 is Disabled
ı	V2_S	1 V2 is Enabled
		Real-time information
•	\/\(\tau_{-0}\)	Real-time status of V1 Regulator
2	V1_S	0 V1 is Disabled

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 81. M\_STATUS register bit description...continued

Bit	Symbol	Description
		1 V1 is Enabled
		Real-time information
		Real-time status of the HVBUCK mode or HVLDO1 mode when used with ext PNP
0	\/4 MODE	0 BUCK is in PWM mode or HVLDO1 PNP is enabled
3	V1_MODE	1 BUCK is in PFM mode or HVLDO1 PNP is disabled
		Real-time information
		Real-time status of LVIO3 input
	11,4100.0	0 LVIO3 is Low
4	LVIO3_S	1 LVIO3 is High
		Real-time information
		Real-time status of LVIO4 input
_	11/104.0	0 LVIO4 is Low
5	LVIO4_S	1 LVIO4 is High
		Real-time information
		Real-time status of LVI5 input
0		0 LVI5 is Low
6	LVI5_S	1 LVI5 is High
		Real-time information
		Real-time status of HVIO1 input
_	HVIO1_S	0 HVIO1 is Low
7		1 HVIO1 is High
		Real-time information
		Real-time status of HVIO2 input
		0 HVIO2 is Low
8	HVIO2_S	1 HVIO2 is High
		Real-time information
		Real-time status of WAKE1 input
		0 WAKE1 is Low
9	WK1_S	1 WAKE1 is High
		Real-time information
		Real-time status of WAKE2 input
10		0 WAKE2 is Low
10	WK2_S	1 WAKE2 is High
		Real-time information
		Real-time status of INIT mode
	A'	0 Device is Not in INIT mode
12	INIT_S	1 Device is in INIT mode
		Real-time information
<u> </u>		Real-time status of Normal mode
		0 Device is Not in Normal mode
13	NORMAL_S	1 Device is in Normal mode
		Real-time information
		Real-time status of LPON mode
14	LPON_S	0 Device is Not in LPON mode
	LFOIN_3	1 Device is in LPON mode

Table 81. M\_STATUS register bit description...continued

Bit	Symbol	Description
		Real-time information
		Real-time status of V1 temperature
15	V1TWARN_S	0 V1 temperature is < TWARNV1
15		1 V1 temperature is > TWARNV1
		Real-time information

# 22.5 M\_SYS\_CFG

Table 82. M\_SYS\_CFG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-	-	-	-	LOCK_INIT	GO2INIT	GO2NORMAL
Read	0	BAT_FAIL	0	POR	0	LOCK_INIT	0	0
Reset	0	1	0	1	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	GO2LPON	GO2LPOFF	INT_TO_WUEN	INTB_REQ	INTB_DUR		MOD_CONF	MOD_EN
Read	0	0	INT_TO_WUEN	0	INTB_DUR	0	MOD_CONF	MOD_EN
Reset	0	0	0	0	0	0	OTP fuse	OTP fuse

Table 83. M\_SYS\_CFG register bit description

Bit	Symbol	Description
		Enable the Frequency Spread Spectrum
0	MOD EN	0 Spread spectrum is disabled
U	MOD_EN	1 Spread spectrum is enabled
		OTP Fuse load
		Select the Spread Spectrum Modulation type
1	MOD_CONF	0 Triangular modulation is selected
Į	WOD_CONF	1 Pseudo random modulation is selected
	5	OTP Fuse load
		Select INTB pulse duration
3	INTB_DUR	0 INTB pulse = 25us
3	INTB_DOK	1 INTB pulse = 100us
	(1)	POR
		Request INTB pulse
4	INTO DEO	0 No effect
4	INTB_REQ	1 INTB pulse is requested
		POR, or Self-clear
		Enable Interrupt Time Out wake-up capability
-	INT. TO MUTAL	0 Interrupt Time Out wake up capability is disabled
5	INT_TO_WUEN	1 Interrupt Time Out wake up capability is enabled
		POR
		Request to go in LPOFF mode from Normal mode
6	CO21 DOE5	0 No action
6	GO2LPOFF	1 Go to LPOFF mode
		POR, Self-clear

Table 83. M SYS CFG register bit description...continued

Bit	Symbol	Description
7		Request to go in LPON mode from Normal mode
	GO2LPON	0 No action
1	GOZLPON	1 Go to LPON mode
		POR, Self-clear
		Request to go in Normal mode from LPON mode
8	GO2NORMAL	0 No action
0	GOZNORWAL	1 Go to Normal mode
		POR, Self-clear
		Request to go in INIT phase
9	GO2INIT	0 No action
9		1 Go to INIT phase
		POR, Self-clear
		Lock the device in INIT phase
10	LOCK INIT	0 Exit INIT phase is possible
10	LOCK_INIT	1 Device locked in INIT phase
		POR
		Report a POR of the digital POR = VBOS_POR or VDIG_UV_POR or VDIG_OV_POR or SOFTPOR_REC
12	POR	0 No POR event
12	POR	1 Digital POR event occurred
		POR
		Report battery failure event (not reset by SOFTPOR_REQ) BAT_FAIL = VBOS_POR or VDIG_UV_POR VDIG_OV_POR
14	BAT_FAIL	0 No battery failure event
		1 Battery failure event occurred
		HARD POR

# 22.6 M\_SYS1\_CFG

Table 84. M\_SYS1\_CFG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-	-	VBOS2 V1_SW_ ALWAYS_EN	-	LOAD_ OTP_BYP	SLOT_BYP	TSLOT_ DOWN_ CFG
Read	0	0	0	VBOS2 V1_SW_ ALWAYS_EN	0	LOAD_ OTP_BYP	SLOT_BYP	TSLOT_ DOWN_ CFG
Reset	0	0	0	OTP fuse	0	0	OTP fuse	0
Bit	7	6	5	4	3	2	1	0
Write	-	SOFTPOR_ REQ	-	DBG_EXIT	- (	5	OTP_EXIT	-
Read	0	0	0	0	DBG_ MODE	0	0	OTP_ MODE
Reset	0	0	0	0	0	0	0	0

Table 85. M\_SYS1\_CFG register bit description

Bit	Symbol	Description
		Real-time status of OTP mode
0	OTD MODE	0 Device is not in OTP mode
U	OTP_MODE	1 Device is in OTP mode
		Real-time information
		Exit OTP mode
1	OTD EVIT	0 No action
I	OTP_EXIT	1 Exit OTP mode
		POR, Self-clear
		Real-time status of Debug mode
3	DBG_MODE	0 Device is not in Debug mode
3		1 Device is in Debug mode
		Real-time information
	7, 6,	Exit DEBUG mode
4	DBG_EXIT	0 No action
4	DBG_EXIT	1 Exit DEBUG mode
		POR, Self-clear
	0 (5	Request a Software POR of FS23 (reset the digital and restart from POR)
6	SOETBOR BEO	0 No action
6	SOFTPOR_REQ	1 Software POR is requested
		POR, Self-clear

Table 85. M\_SYS1\_CFG register bit description...continued

Bit	Symbol	Description
		Select the power down Time Slot
8	TOLOT DOWN CEC	0 TSLOT = 2ms
0	TSLOT_DOWN_CFG	1 TSLOT = 0ms
		POR
		Bypass the power sequence Slot 1 and Slot 2 after wake-up from LPON
9	SLOT_BYP	0 Slot 1 and Slot 2 are not bypassed
9	SLO1_B1F	1 Slot 1 and Slot 2 are bypassed during power up
		OTP Fuse load
		Bypass the OTP loading during power up
10	LOAD OTP BYP	0 OTP loading is not bypassed
10	LOAD_OTP_BTP	1 OTP loading is bypassed
		POR or in main FSM M4 state
		Control VBOS to V1 switch in Normal and LPON modes when V1 = BUCK (the switch is kept open when V1 = LDO)
12	VBOS2V1_SW_ ALWAYS_EN	0 VBOS to V1 switch is open in Normal mode
	ALWAI 3_EN	1 VBOS to V1 switch is closed in Normal and LPON mode (possible only when V1 = 5V in Normal mode)
		OTP Fuse load

# 22.7 M\_REG\_CTRL

Table 86. M REG CTRL register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-		0 7 4	BUCK_S	RHSOFF		BUCK_SRHSON	
Read	0	0	0	BUCK_S	RHSOFF		BUCK_SRHSON	
Reset	0	0	0	OTF	fuse		OTP fuse	
Bit	7	6	5	4	3	2	1	0
Write	-	J -<	V2ON_LPON	V2EN	V2DIS	V3ON_LPON	V3EN	V3DIS
Read	0	0	V2ON_LPON	0	0	V3ON_LPON	0	0
Reset	0	0	0	0	0	0	0	0

Table 87. M\_REG\_CTRL register bit description

Bit	Symbol	Description
	. ~	Request to disable V3
0		0 No effect (Regulator remain in its current state)
0	V3DIS	1 Request to disable V3
		POR, Self-clear
		Request to enable V3
1	V3EN	0 No effect (Regulator remain in its current state)
		1 Request to enable V3

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 87. M\_REG\_CTRL register bit description...continued

Bit	Symbol	Description
		POR, Self-clear
		Configure V3 state in LPON mode
2	V3ON_LPON	0 Follow the power down slot configuration
2	V3ON_LFON	1 Keep V3 ON in LPON if V3 was already ON in NORMAL mode
		POR
		Request to disable V2
3	V2DIS	0 No effect (Regulator remain in its current state)
3	V2DI5	1 Request to disable V2
		POR, Self-clear
		Request to enable V2
4	VOEN	0 No effect (Regulator remain in its current state)
4	V2EN	1 Request to enable V2
		POR, Self-clear
	V2ON_LPON	Configure V2 state in LPON mode
5		0 Follow the power down slot configuration
5		1 Keep V2 ON in LPON if V2 was already ON in NORMAL mode
		POR
		Select BUCK slew rate when the High Side turns ON
		000 HS rising slew rate is 20 ns
		001 HS rising slew rate is 20 ns
		010 HS rising slew rate is 15 ns
8 to 10	DITCK SDESON	011 HS rising slew rate is 10 ns
0 10 10	BUCK_SRHSON	100 HS rising slew rate is 6.3 ns
		101 HS rising slew rate is 5 ns
		110 HS rising slew rate is 3 ns
		111 HS rising slew rate is 2 ns
		OTP Fuse load
		Select BUCK slew rate when the High Side turns OFF
		00 HS falling slew rate is 20 ns
11 to 12	BLICK SPHSOFF	01 HS falling slew rate is 15 ns
111012	BUCK_SRHSOFF	10 HS falling slew rate is 10 ns
		11 HS falling slew rate is 5 ns
		OTP Fuse load

# 22.8 M\_REG\_FLG

Table 88. M\_REG\_FLG register bit allocation

	and do: III_ICO_I to register bit directation							
Bit	15	14	13	12	11	10	9	8
Write	<b>)</b>	) - 51	7 6 /	-	-	-	-	-
Read	V0UV_I	V00V_I	V1TWARN_I	V1TSD_I	V2TSD_I	V3TSD_I	V2OL_I	V1UV_I
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-	<u>O</u> .	-	-	-	-	-
Read	V2UV_I	V3UV_I	V1OV_I	V2OV_I	V3OV_I	V1OC_I	V2OC_I	V3OC_I
Reset	0	0	0	0	0	0	0	0

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 89. M\_REG\_FLG register bit description

Bit	Symbol	Description
		Report V3 overcurrent event
0	V3OC_I	0 No event detected
O	V300_I	1 V3 OC occurred
		POR, or Clear on Write (write '1')
		Report V2 overcurrent event
4	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0 No event detected
1	V2OC_I	1 V2 OC occurred
		POR, or Clear on Write (write '1')
		Report V1 overcurrent event
		0 No event detected
2	V1OC_I	1 V1 OC occurred
		POR, or Clear on Write (write '1')
		Report V3 overvoltage event
		0 No event detected
3	V3OV_I	1 V3 OV occurred
		POR, or Clear on Write (write '1')
		Report V2 overvoltage event
		0 No event detected
4	V2OV_I	1 V2 OV occurred
		POR, or Clear on Write (write '1')
	V10V_I	Report V1 overvoltage event
		0 No event detected
5		1 V1 OV occurred
		POR, or Clear on Write (write '1')
		Report V3 undervoltage event
		0 No event detected
6	V3UV_I	1 V3 UV occurred
		POR, or Clear on Write (write '1')
		Report V2 undervoltage event
7	V2UV_I	0 No event detected
		1 V2 UV occurred
		POR, or Clear on Write (write '1')
		Report V1 undervoltage event
8	V1UV_I	0 No event detected
		1 V1 UV occurred
		POR, or Clear on Write (write '1')
	.0 5	Report V2 open loop event
9	V2OL_I	0 No event detected
		1 V2 OL occurred
	( )	POR, or Clear on Write (write '1')
		Report V3 Thermal Shutdown event
10	V3TSD_I	0 No event detected
10	\$510D_1	1 V3 TSD occurred
		POR, or clear on Write(write '1')
11	V2TSD_I	Report V2 Thermal Shutdown event

Table 89. M\_REG\_FLG register bit description...continued

Bit	Symbol	Description	
		0 No event detected	
		1 V2 TSD occurred	
		POR, or clear on Write(write '1')	
		Report V1 Thermal Shutdown event	
12	V1TSD I	0 No event detected	
12	V115D_1	1 V1 TSD occurred	
		POR, or clear on Write(write '1')	
	V1TWARN_I	Report V1 Temperature Warning event	
13		0 No event detected	
13		1 die V1 TWARN occurred	
		POR, or clear on Write(write '1')	
		Report VMON_EXT overvoltage event	
14	V0OV_I	0 No event detected	
14	V00V_I	1 VMON_EXT OV occurred	
		POR, or Clear on Write (write '1')	
		Report VMON_EXT undervoltage event	
15	V011V 1	0 No event detected	
15	V0UV_I	1 VMON_EXT UV occurred	
		POR, or Clear on Write (write '1')	

# 22.9 M\_REG\_MSK

Table 90. M\_REG\_MSK register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	V0UV_M	V0OV_M	V1TWARN_M	V1TSD_M	V2TSD_M	V3TSD_M	V2OL_M	V1UV_M
Read	V0UV_M	V0OV_M	V1TWARN_M	V1TSD_M	V2TSD_M	V3TSD_M	V2OL_M	V1UV_M
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	V2UV_M	V3UV_M	V1OV_M	V2OV_M	V3OV_M	V1OC_M	V2OC_M	V3OC_M
Read	V2UV_M	V3UV_M	V1OV_M	V2OV_M	V3OV_M	V1OC_M	V2OC_M	V3OC_M
Reset	0	0	0	0	0	0	0	0

Table 91. M\_REG\_MSK register bit description

Bit	Symbol	Description					
	A' (	Inhibit V3 overcurrent interrupt					
0	V/200 M	0 Interrupt is Not Inhibited					
0	V3OC_M	1 Interrupt is Inhibited					
	$\Phi$	POR					
		Inhibit V2 overcurrent interrupt					
4	V200 M	0 Interrupt is Not Inhibited					
1	V2OC_M	1 Interrupt is Inhibited					
		POR					
0	V400 M	Inhibit V1 overcurrent interrupt					
2	V1OC_M	0 Interrupt is Not Inhibited					
	1						

Table 91. M\_REG\_MSK register bit description...continued

Bit	Symbol	Description
		1 Interrupt is Inhibited
		POR
		Inhibit V3 overvoltage interrupt
		0 Interrupt is Not Inhibited
3	V3OV_M	1 Interrupt is Inhibited
		POR
		Inhibit V2 overvoltage interrupt
		0 Interrupt is Not Inhibited
4	V2OV_M	1 Interrupt is Inhibited
		POR
		Inhibit V1 overvoltage interrupt
		0 Interrupt is Not Inhibited
5	V1OV_M	1 Interrupt is Inhibited
		POR
		Inhibit V3 undervoltage interrupt
		0 Interrupt is Not Inhibited
6	V3UV_M	1 Interrupt is Inhibited
		POR
	V2UV_M	Inhibit V2 undervoltage interrupt
		0 Interrupt is Not Inhibited
7		1 Interrupt is Inhibited
		POR
		Inhibit V1 undervoltage interrupt
		0 Interrupt is Not Inhibited
8	V1UV_M	1 Interrupt is Inhibited
		POR
		Inhibit V2 Open Load interrupt
		0 Interrupt is Not Inhibited
9	V2OL_M	1 Interrupt is Inhibited
		POR
		Inhibit V3 Thermal Shutdown interrupt
10	V3TSD_M	0 Interrupt is Not Inhibited  1 Interrupt is Inhibited
		POR
		Inhibit V2 Thermal Shutdown interrupt  0 Interrupt is Not Inhibited
11	V2TSD_M	1 Interrupt is Inhibited
	30	
		POR
	4 /	Inhibit V1 Thermal Shutdown interrupt
12	V1TSD_M	0 Interrupt is Not Inhibited
		1 Interrupt is Inhibited
		POR
		Inhibit V1 Thermal Warning interrupt
13	V1TWARN_M	0 Interrupt is Not Inhibited
		1 Interrupt is Inhibited

Table 91. M\_REG\_MSK register bit description...continued

Bit	Symbol	Description					
		POR					
		Inhibit VMON_EXT overvoltage interrupt					
14	V0OV M	0 Interrupt is Not Inhibited					
14	V00V_IM	1 Interrupt is Inhibited					
		POR					
		Inhibit VMON_EXT undervoltage interrupt					
15	VOLIV M	0 Interrupt is Not Inhibited					
15	V0UV_M	1 Interrupt is Inhibited					
		POR					

#### 22.10 M\_REG1\_FLG

#### Table 92. M\_REG1\_FLG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-	- A				-	-
Read	-	-				-	-	-
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-			-	<b>-</b>	-	-
Read	-	-	-	7.	- /	-	-	V1_OCLS_I
Reset	0	0	0	0	0	0	0	0

#### Table 93. M\_REG1\_FLG register bit description

Bit	Symbol	Description
	V1_OCLS_I	Report V1 low side FET Over Current event (HVBUCK)
0		0 No event detected
0		1 V1 low side OC occurred
		POR, or Clear on Write (write '1')

# 22.11 M\_REG1\_MSK

#### Table 94. M\_REG1\_MSK register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-,0	OY	V = A	/ -	-	-	-	-
Read			AY C	-	-	-	-	-
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	O 7-	) - [	7 5 7	-	-	-	-	V1_OCLS_M
Read	7 - (	- 0		-	-	-	-	V1_OCLS_M
Reset	0	0	0	0	0	0	0	0

Table 95. M\_REG1\_MSK register bit description

Bit	Symbol	Description
0	V1_OCLS_M	Inhibit V1 low side Over Current interrupt
		0 Interrupt is Not Inhibited
		1 Interrupt is Inhibited
		POR

### 22.12 M\_IO\_CTRL

#### Table 96. M IO CTRL register bit allocation

Bit	15	14	13	12	11	10	9	8		
Write	-	-	-	-	-	7- 6	HVIO1HI	HVIO1LO		
Read	0	0	0	0	0	0	0	0		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
Write	HVIO2HI	HVIO2LO	LVIO3HI	LVIO3LO	LVIO4HI	LVIO4LO	LVO6HI	LVO6LO		
Read	0	0	0	0	0	0	0	0		
Reset	0	0	0	0	0	0	0	0		

#### Table 97. M\_IO\_CTRL register bit description

Bit	Symbol	Description
		Request to assert LVO6 when configured as an output
0	LVO6LO	0 No effect (IO remain in its current state)
0	LVOOLO	1 Request to assert LVO6 low
		POR, Self-clear
		Request to release LVO6 when configured as an output
1	LVO6HI	0 No effect (IO remain in its current state)
ļ	LVOORI	1 Request to release LVO6 high
		POR, Self-clear
		Request to assert LVIO4 when configured as an output
2	LVIO4LO	0 No effect (IO remain in its current state)
2	LVIO4LO	1 Request to assert LVIO4 low
		POR, Self-clear
	(7)	Request to release LVIO4 when configured as an output
3	LVIO4HI	0 No effect (IO remain in its current state)
3	LVIO4HI	1 Request to release LVIO4 high
	$\triangle'$	POR, Self-clear
		Request to assert LVIO3 when configured as an output
4	LVIO3LO	0 No effect (IO remain in its current state)
4 4	LVIOSLO	1 Request to assert LVIO3 low
	7 ()	POR, Self-clear
		Request to release LVIO3 when configured as an output
5	LVIO3HI	0 No effect (IO remain in its current state)
5	LVIOSHI	1 Request to release LVIO3 high
		POR, Self-clear
6	HVIO2LO	Request to assert HVIO2 when configured as an output

Table 97. M\_IO\_CTRL register bit description...continued

Bit	Symbol	Description
		0 No effect (IO remain in its current state)
		1 Request to assert HVIO2 low
		POR, Self-clear
		Request to release HVIO2 when configured as an output
7	LIVIONI	0 No effect (IO remain in its current state)
1	HVIO2HI	1 Request to release HVIO2 high
		POR, Self-clear
		Request to assert HVIO1 when configured as an output
8	HVIO1LO	0 No effect (IO remain in its current state)
0	HVIOTEO	1 Request to assert HVIO1 low
		POR, Self-clear
		Request to release HVIO1 when configured as an output
9	HVIO1HI	0 No effect (IO remain in its current state)
	HVIOTHI	1 Request to release HVIO1 high
		POR, Self-clear

# 22.13 M\_IO\_TIMER\_FLG

#### Table 98. M\_IO\_TIMER\_FLG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-	\(\frac{7}{2} \\ \frac{1}{2}	<b>U</b> - 7	- 0	-	-	-
Read	0	0	0	0	0	0	0	LDT_I
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-	-		c. / -	-	-	-
Read	LVI5_I	LVIO4_I	LVIO3_I	HVIO2_I	HVIO1_I	0	WK2_I	WK1_I
Reset	0	0	0	0	0	0	0	0

Table 99. M\_IO\_TIMER\_FLG register bit description

Bit	Symbol	Description
		Report WAKE1 input state change event if not masked
0	NAME OF THE PARTY	0 No event on WAKE1
U	WK1_I	1 Event on WAKE1 occurred
		POR, or Clear on Write (write '1')
		Report WAKE2 input state change event if not masked
1	VAIKO I	0 No event on WAKE2
ı	WK2_I	1 Event on WAKE2 occurred
		POR, or Clear on Write (write '1')
	7 ()	Report HVIO1 input state change event if not masked
3	111/104	0 No event on HVIO1
3	HVIO1_I	1 Event on HVIO1 occurred
		POR, or Clear on Write (write '1')
4	111/100 1	Report HVIO2 input state change event if not masked
4	HVIO2_I	0 No event on HVIO2

Table 99. M\_IO\_TIMER\_FLG register bit description...continued

Bit	Symbol	Description
		1 Event on HVIO2 occurred
		POR, or Clear on Write (write '1')
		Report LVIO3 input state change event if not masked
_	1,400	0 No event on LVIO3
5	LVIO3_I	1 Event on LVIO3 occurred
		POR, or Clear on Write (write '1')
	LVIO4_I	Report LVIO4 input state change event if not masked
0		0 No event on LVIO4
6		1 Event on LVIO4 occurred
		POR, or Clear on Write (write '1')
		Report LVI5 input state change event if not masked
7		0 No event on LVI5
1	LVI5_I	1 Event on LVI5 occurred
		POR, or Clear on Write (write '1')
		Report LDT event
•		0 No event on LDT
8	LDT_I	1 Event on LDT occurred
		POR, or Clear on Write (write '1')

### 22.14 M\_IO\_TIMER\_MSK

Table 100. M\_IO\_TIMER\_MSK register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-	-0			-	-	LDT_M
Read	0	0	0	0	0	0	0	LDT_M
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	LVI5_M	LVIO4_M	LVIO3_M	HVIO2_M	HVIO1_M	-	WK2_M	WK1_M
Read	LVI5_M	LVIO4_M	LVIO3_M	HVIO2_M	HVIO1_M	0	WK2_M	WK1_M
Reset	0	0	0	0	0	0	0	0

Table 101. M\_IO\_TIMER\_MSK register bit description

Bit	Symbol	Description
		Inhibit WAKE1 input state change interrupt
0	VA/IC4 NA	0 Interrupt is Not Inhibited in Normal mode
0	WK1_M	1 Interrupt is always Inhibited
		POR
		Inhibit WAKE2 input state change interrupt
4		0 Interrupt is Not Inhibited in Normal mode
ı	WK2_M	1 Interrupt is always Inhibited
		POR
		Inhibit HVIO1 input state change interrupt
3	HVIO1_M	0 Interrupt is Not Inhibited in Normal mode
		1 Interrupt is always Inhibited

Table 101. M\_IO\_TIMER\_MSK register bit description...continued

Bit	Symbol	Description	
		POR	
		Inhibit HVIO2 input state change interrupt	
	LIVIO2 M	0 Interrupt is Not Inhibited in Normal mode	<b>X</b>
	HVIO2_M	1 Interrupt is always Inhibited	
		POR	
		Inhibit LVIO3 input state change interrupt	
	LVIO3 M	0 Interrupt is Not Inhibited in Normal mode	90
5 LVIO3_	LVIO3_W	1 Interrupt is always Inhibited	50
		POR	
	LVIO4_M	Inhibit LVIO4 input state change interrupt	
		0 Interrupt is Not Inhibited in Normal mode	
6		1 Interrupt is always Inhibited	
		POR	
		Inhibit LVI5 input state change interrupt	
	LVI5 M	0 Interrupt is Not Inhibited in Normal mode	
	LVI3_IVI	1 Interrupt is always Inhibited	
		POR	
		Inhibit LDT event interrupt	
	LDT M	0 Interrupt is Not Inhibited	
	LDT_M	1 Interrupt is always Inhibited	
		POR	

### 22.15 M\_VSUP\_COM\_FLG

#### Table 102. M\_VSUP\_COM\_FLG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	7			-	-	-	-
Read	0	0	0	VBOS2V1SW_S	VBOS_UV	0	I2C_CRC_I	I2C_REQ_I
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	- (	7 -		-	-	-	-
Read	SPI_CRC_I	SPI_CLK_I	SPI_REQ_I	0	VSHS_OV_I	VSHS_UV_I	VSUP_OV_I	VSUP_UV_I
Reset	0 (	0	0	0	0	0	0	0

Table 103. M\_VSUP\_COM\_FLG register bit description

Bit	Symbol	Description
		Report VSUP UV event
0	VOLIDATIVA	0 No VSUP undervoltage event
0	VSUP_UV_I	1 VSUP undervoltage event occurred
		POR, or clear on Write(write '1')
		Report VSUP OV event
4	VEHD OV I	0 No VSUP overvoltage event
ļ	VSUP_OV_I	1 VSUP overvoltage event occurred
		POR, or clear on Write(write '1')

Table 103. M\_VSUP\_COM\_FLG register bit description...continued

Bit	Symbol	Description
		Report VSHS undervoltage event
0	V6116 11V 1	0 No VSHS undervoltage event
2	VSHS_UV_I	1 VSHS undervoltage event occurred
		POR, or clear on Write(write '1')
		Report VSHS overvoltage event
0	VOLIC OV I	0 No VSHS overvoltage event
3	VSHS_OV_I	1 VSHS undervoltage event occurred
		POR, or clear on Write(write '1')
		Report SPI request error due to writing or reading in an invalid register
_	001.050.1	0 No error
5	SPI_REQ_I	1 SPI request error reported
		POR, or Clear on Write(write'1)
		Report SPI clock error due to wrong number of clock pulses
_		0 No error
6	SPI_CLK_I	1 SPI clock error reported
		POR, or Clear on Write(write'1)
		Report SPI CRC error due to incorrect CRC calculation
_	001 000 1	0 No error
7	SPI_CRC_I	1 SPI CRC error reported
		POR, or Clear on Write(write'1)
		Report I2C request error due to writing or reading in an invalid register
0	100 PEO 1	0 No error
8	I2C_REQ_I	1 I2C request error reported
		POR, or Clear on Write(write'1)
		Report I2C CRC error due to incorrect CRC calculation
0	100, 000, 1	0 No error
9	I2C_CRC_I	1 I2C CRC error reported
		POR, or Clear on Write(write'1)
		Report VBOS undervoltage event
	\/D00 \ \!\/	0 No event detected
11	VBOS_UV	1 VBOS UV occurred
		POR, or Clear on Write(write'1)
		Real-time status of the switch between VBOS and V1
40	VD00074074 6	0 The switch is opened
12	VBOS2V1SW_S	1 The switch is closed
		Real-time information

# 22.16 M\_VSUP\_COM\_MSK

Table 104. M\_VSUP\_COM\_MSK register bit allocation

14510 10 11 111	_10000	_morriogion	or bit anobati	J.,				
Bit	15	14	13	12	11	10	9	8
Write	-	-	T E	-	-	-	I2C_CRC_M	I2C_REQ_M
Read	0	0	0	0	0	0	I2C_CRC_M	I2C_REQ_M
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 104. M\_VSUP\_COM\_MSK register bit allocation...continued

Bit	15	14	13	12	11	10	9	8
Write	SPI_CRC_M	SPI_CLK_M	SPI_REQ_M	-	VSHS_OV_M	VSHS_UV_M	VSUP_OV_M	VSUP_UV_M
Read	SPI_CRC_M	SPI_CLK_M	SPI_REQ_M	0	VSHS_OV_M	VSHS_UV_M	VSUP_OV_M	VSUP_UV_M
Reset	0	0	0	0	0	0	0	0

#### Table 105. M\_VSUP\_COM\_MSK register bit description

Bit	Symbol	Description
		Inhibit VSUP_UV Interrupt
0	VOLID 111/ M	0 Interrupt is Not Inhibited
0	VSUP_UV_M	1 Interrupt is Inhibited
		POR
		Inhibit VSUP_OV Interrupt
4	VOLID OV M	0 Interrupt is Not Inhibited
1	VSUP_OV_M	1 Interrupt is Inhibited
		POR
		Inhibit VSHS_UV Interrupt
0	VOLIO 11V M	0 Interrupt is Not Inhibited
2	VSHS_UV_M	1 Interrupt is Inhibited
		POR
		Inhibit VSHS_OV Interrupt
	V0110 01/ M	0 Interrupt is Not Inhibited
3	VSHS_OV_M	1 Interrupt is Inhibited
		POR
		Inhibit SPI request error Interrupt
_	001.050.14	0 Interrupt is Not Inhibited
5	SPI_REQ_M	1 Interrupt is Inhibited
		POR
		Inhibit SPI clock error Interrupt
0	CDI CIIK M	0 Interrupt is Not Inhibited
6	SPI_CLK_M	1 Interrupt is Inhibited
		POR
	0	Inhibit SPI CRC error Interrupt
7	CDI CDC M	0 Interrupt is Not Inhibited
7	SPI_CRC_M	1 Interrupt is Inhibited
		POR
	A .	Inhibit I2C request error Interrupt
	100 PEO 14	0 Interrupt is Not Inhibited
8	I2C_REQ_M	1 Interrupt is Inhibited
		POR
	7 ()	Inhibit I2C CRC error Interrupt
0	100, 000, 14	0 Interrupt is Not Inhibited
9	I2C_CRC_M	1 Interrupt is Inhibited
		POR

#### 22.17 M\_IOWU\_CFG

Table 106. M\_IOWU\_CFG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	LVI5_WUCFG	LVIO4_WUCFG	LVIO3_WUCFG	-	HVIO2_DGLT	HVIO1_DGLT	WK2_DGLT	WK1_DGLT
Read	LVI5_WUCFG	LVIO4_WUCFG	LVIO3_WUCFG	0	HVIO2_DGLT	HVIO1_DGLT	WK2_DGLT	WK1_DGLT
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	HVIO2_	WUCFG	HVIO1_	WUCFG	WK2_V	VUCFG	WK1_V	/UCFG
Read	HVIO2_	WUCFG	HVIO1_	WUCFG	WK2_V	VUCFG	WK1_V	/UCFG
Reset	0	0	0	0	0	1	0	1

#### Table 107. M\_IOWU\_CFG register bit description

Bit	Symbol	Description
		Configure WAKE1 wake-up polarity
		00 Input comparator disabled in LP modes only (no consumption)
0 to 1	W/K4 W/LICEC	01 High level wake up is configured
0 to 1	WK1_WUCFG	10 Low level wake up is configured
		11 Cyclic sense wake up is configured
		POR
		Configure WAKE2 wake-up polarity
		00 Input comparator disabled in LP modes only (no consumption)
2 to 3	WK3 WILCEC	01 High level wake up is configured
2103	WK2_WUCFG	10 Low level wake up is configured
		11 Cyclic sense wake up is configured
		POR
		Configure HVIO1 wake-up polarity
		00 Input comparator disabled in LP modes only (no consumption)
4 to 5	HVIO1_WUCFG	01 High level wake up is configured
4 10 5		10 Low level wake up is configured
		11 Cyclic sense wake up is configured
		POR
		Configure HVIO2 wake-up polarity
		00 Input comparator disabled in LP modes only (no consumption)
6 to 7	HVIO2_WUCFG	01 High level wake up is configured
0 10 7	HVIO2_WOCFG	10 Low level wake up is configured
	4	11 Cyclic sense wake up is configured
		POR
		Configure WAKE1 deglitcher time
8	WK1_DGLT	0 WAKE1 deglitcher = 15 us
O	WK1_DGL1	1 WAKE1 deglitcher = 65 us
		POR, Write
		Configure WAKE2 deglitcher time
9	WK2_DGLT	0 WAKE2 deglitcher = 15 us
9	WIKZ_DOLI	1 WAKE2 deglitcher = 65 us
		POR, Write

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 107. M\_IOWU\_CFG register bit description...continued

Bit	Symbol	Description
		Configure HVIO1 deglitcher time
10	UNIO4 DOLT	0 HVIO1 deglitcher = 15 us
10	HVIO1_DGLT	1 HVIO1 deglitcher = 65 us
		POR, Write
		Configure HVIO2 deglitcher time
11	HVIO2_DGLT	0 HVIO2 deglitcher = 15 us
"	HVIOZ_DGLI	1 HVIO2 deglitcher = 65 us
		POR, Write
		Configure LVIO3 wake-up polarity
13	LVIO3_WUCFG	0 High level wake up is configured
13	LVIO3_WOCFG	1 Low level wake up is configured
		POR
		Configure LVIO4 wake-up polarity
14	LVIO4_WUCFG	0 High level wake up is configured
14	LVIO4_VVOCI G	1 Low level wake up is configured
		POR
		Configure LVI5 wake-up polarity
15	LVI5_WUCFG	0 High level wake up is configured
ıü	LVID_VVUCFG	1 Low level wake up is configured
		POR

# 22.18 M\_IOWU\_EN

Table 108. M\_IOWU\_EN register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	- ~	LVI5_\	WUEN	LVIO4_	WUEN	LVIO3_	WUEN
Read	0	0	LVI5_\	WUEN	LVIO4_	WUEN	LVIO3_	WUEN
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	HVIO2_	WUEN	HVIO1_	_WUEN	WK2_	WUEN	WK1_	WUEN
Read	HVIO2_	_WUEN	HVIO1_	_WUEN	WK2_	WUEN	WK1_	WUEN
Reset	1	1	1	1	1	1	1	1

Table 109. M IOWU EN register bit description

Bit	Symbol	Description
		Configure WAKE1 wake up and interrupt capability
		00 No wake up and no interrupt
0 +- 4	MARKA MARIENI	01 Wake up only
0 to 1	WK1_WUEN	10 Interrupt only
		11 Wake up and interrupt
		POR or Fail-Safe state
		Configure WAKE2 wake up and interrupt capability
2 to 3	WK2_WUEN	00 No wake up and no interrupt
		01 Wake up only

Table 109. M\_IOWU\_EN register bit description...continued

Bit	Symbol	Description
		10 Interrupt only
		11 Wake up and interrupt
		POR or Fail-Safe state
		Configure HVIO1 wake up and interrupt capability
		00 No wake up and no interrupt
44-5	111/104 14/1151	01 Wake up only
4 to 5	HVIO1_WUEN	10 Interrupt only
		11 Wake up and interrupt
		POR or Fail-Safe state
		Configure HVIO2 wake up and interrupt capability
		00 No wake up and no interrupt
		01 Wake up only
6 to 7	HVIO2_WUEN	10 Interrupt only
		11 Wake up and interrupt
		POR or Fail-Safe state
		Configure LVIO3 wake up and interrupt capability
		00 No wake up and no interrupt
		01 Wake up only
8 to 9	LVIO3_WUEN	10 Interrupt only
		11 Wake up and interrupt
		POR
		Configure LVIO4 wake up and interrupt capability
		00 No wake up and no interrupt
	11404 144151	01 Wake up only
10 to 11	LVIO4_WUEN	10 Interrupt only
		11 Wake up and interrupt
		POR
		Configure LVI5 wake up and interrupt capability
		00 No wake up and no interrupt
		01 Wake up only
12 to 13	LVI5_WUEN	10 Interrupt only
		11 Wake up and interrupt
		POR

# 22.19 M\_IOWU\_FLG

Table 110. M\_IOWU\_FLG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	0 - (	) - 51		-	-	-	-	-
Read	LVI5_WU_I	LVIO4_WU_I	LVIO3_WU_I	0	HVIO2_ CYS_RDY	HVIO1_ CYS_RDY	HVIO2_CYC_S	HVIO1_CYC_S
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-	-	-	-	-	-	-
Read	HVIO2_WU_I	HVIO1_WU_I	WK2_ CYS_RDY	WK1_ CYS_RDY	WK2_CYC_S	WK1_CYC_S	WK2_WU_I	WK1_WU_I

Table 110. M\_IOWU\_FLG register bit allocation...continued

Bit	15	14	13	12	11	10	9	8
Reset	0	0	0	0	0	0	0	0

Table 111. M\_IOWU\_FLG register bit description

Bit	Symbol	Description
		Report WAKE1 wake-up event
•	NA/124 NA/14 I	0 No wake up by WAKE1 (level) or WAKE1 pin state did not change between two trigger event (cyclic sense
0	WK1_WU_I	1 Wake up by WAKE1 occurred (level) or WAKE1 pin state changed between two trigger event (cyclic sense
		POR or Fail-safe or Clear on Write (write '1)
		Report WAKE2 wake-up event
4	\A(I/C) \A(I/L)	0 No wake up by WAKE2 (level) or WAKE2 pin state did not change between two trigger event (cyclic sense
1	WK2_WU_I	1 Wake up by WAKE2 occurred (level) or WAKE2 pin state changed between two trigger event (cyclic sense
		POR or Fail-safe or Clear on Write (write '1)
		Report WAKE1 state at trigger point
0	VAUC4 00/0 0	0 State at trigger point captured at 0
2	WK1_CYC_S	1 State at trigger point captured at 1
		POR, or each trigger point
		Report WAKE2 state at trigger point
•	VAU(40, 40)(40, 40	0 State at trigger point captured at 0
3	WK2_CYC_S	1 State at trigger point captured at 1
		POR, or each trigger point
		Report WAKE1 readiness for cyclic sense
	W#44 0140 PD14	0 Cyclic sense not ready
4	WK1_CYS_RDY	1 Cyclic sense ready
		POR
		Report WAKE2 readiness for cyclic sense
_	W## 01/0 PD1/	0 Cyclic sense not ready
5	WK2_CYS_RDY	1 Cyclic sense ready
		POR
	3	Report HVIO1 wake up event
•	10/10/14/14	0 No wake up by HVIO1 (level) or HVIO1 pin state did not change between two trigger event (cyclic sense)
6	HVIO1_WU_I	1 Wake up by HVIO1 occurred (level) or HVIO1 pin state changed between two trigger event (cyclic sense)
	. 0.	POR or Fail-safe or Clear on Write (write '1)
		Report HVIO2 wake up event
-	10/100 14/11	0 No wake up by HVIO2 (level) or HVIO2 pin state did not change between two trigger event (cyclic sense)
7	HVIO2_WU_I	1 Wake up by HVIO2 occurred (level) or HVIO2 pin state changed between two trigger event (cyclic sense)
		POR or Fail-safe or Clear on Write (write '1)
		Report HVIO1 state at trigger point
•		0 State at trigger point captured at 0
8	HVIO1_CYC_S	1 State at trigger point captured at 1
		POR, or each trigger point
		Report HVIO2 state at trigger point
•	10/100 00/0 0	0 State at trigger point captured at 0
9	HVIO2_CYC_S	1 State at trigger point captured at 1
		POR, or each trigger point

Table 111. M\_IOWU\_FLG register bit description...continued

Bit	Symbol	Description
		Report HVIO1 readiness for cyclic sense
10	HVIO1_CYS_RDY	0 Cyclic sense not ready
10	110101_013_101	1 Cyclic sense ready
		POR
		Report HVIO2 readiness for cyclic sense
11	HVIO2_CYS_RDY	0 Cyclic sense not ready
- 11	110102_013_101	1 Cyclic sense ready
		POR
		Report LVIO3 wake up event (outside NORMAL mode)
13	LVIO3_WU_I	0 no wake up by LVIO3
13	EVIO3_WO_I	1 wake up by LVIO3 occurred
		POR or Fail-safe or Clear on Write (write '1)
		Report LVIO4 wake up event (outside NORMAL mode)
14	LVIO4 WU I	0 no wake up by LVIO4
14	LV104_VV0_1	1 wake up by LVIO4 occurred
		POR or Fail-safe or Clear on Write (write '1)
		Report LVI5 wake up event (outside NORMAL mode)
15	17/15 70/11 /	0 no wake up by LVI5
15	LVI5_WU_I	1 wake up by LVI5 occurred
		POR or Fail-safe or Clear on Write (write '1)

# 22.20 M\_WU1\_EN

Table 112. M\_WU1\_EN register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	- ~	(-)		-	-	-	-
Read	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	7- \	LDT_V	VUEN	LIN_V	VUEN	CAN_\	WUEN
Read	0	0	LDT_V	VUEN	LIN_V	VUEN	CAN_\	WUEN
Reset	0	0	0	0	1	1	1	1

Table 113. M WU1 EN register bit description

Bit	Symbol	Description			
		Configure CAN wake up and interrupt capability			
	6,0	00 No wake up and no interrupt			
0.4- 4		01 Wake up only			
0 to 1	CAN_WUEN	10 Interrupt only			
		11 Wake up and interrupt			
		POR or Fail-Safe state			
		Configure LIN wake up and interrupt capability			
2 to 3	LIN_WUEN	00 No wake up and no interrupt			
		01 Wake up only			

Table 113. M\_WU1\_EN register bit description...continued

Bit	Symbol	Description
		10 Interrupt only
		11 Wake up and interrupt
		POR or Fail-Safe state
		Configure LDT wake up and interrupt capability
		00 No wake up and no interrupt
4 to 5	LDT WUEN	01 Wake up only
4103	LD1_WOLN	10 Interrupt only
		11 Wake up and interrupt
		POR

#### 22.21 M\_WU1\_FLG

#### Table 114. M\_WU1\_FLG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-	- 🛦		-		-	-
Read	0	0	0	0	0	0	FS_EVT	EXT_ RSTB_WU
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-	- 3	7 -	Y - /	-	-	-
Read	WD_OFL_WU	V1_UVLP_WU	INT_TO_WU	GO2 NORMAL_WU	0	LDT_WU_I	LIN_WU_I	CAN_WU_I
Reset	0	0	0	0	0	0	0	0

Table 115. M\_WU1\_FLG register bit description

Bit	Symbol	Description
		Report CAN wake up event
0	CANL WILL	0 No wake up by CAN
U	CAN_WU_I	1 Wake up by CAN occurred
		POR or Fail-safe or Clear on Write (write '1)
		Report LIN wake up event
4	1101 0011	0 No wake up by LIN
1	LIN_WU_I	1 Wake up by LIN occurred
		POR or Fail-safe or Clear on Write (write '1)
		Report LDT wake up event
0	LDT WILL	0 No wake up by LDT
2	LDT_WU_I	1 Wake up by LDT occurred
		POR or Fail-safe or Clear on Write (write '1)
		Report GO2NORMAL request from MCU wake up event
4	COONORMAL WILL	0 No wake up by MCU GO2NORMAL request
4	GO2NORMAL_WU	1 Wake up by MCU GO2NORMAL request occurred
		POR or Fail-safe or Clear on Write (write '1)
		Report Interrupt Time Out wake up event
5	INT_TO_WU	0 No wake up by Interrupt Time Out
		1 Wake up by Interrupt Time Out occurred

Table 115. M\_WU1\_FLG register bit description...continued

Bit	Symbol	Description
		POR or Fail-safe or Clear on Write (write '1)
		Report V1 LPON under voltage wake up event
6	V1_UVLP_WU	0 No wake up by V1 LPON under voltage
Ü	VI_OVEF_WO	1 Wake up by V1 LPON under voltage occurred
		POR or Fail-safe or Clear on Write (write '1)
		Report Watchdog Max Error Failure wake up event
7	WD OFF WILL	0 No wake up by Max Error Failure
1	WD_OFL_WU	1 Wake up by Watchdog Max Error Failure occurred
		POR or Fail-safe or Clear on Write (write '1)
		Report RSTB assertion wake up event
8	EVT DOTD WILL	0 No wake up by to RSTB assertion
0	EXT_RSTB_WU	1 Wake up by to RSTB assertion occurred
		POR or Fail-safe or Clear on Write (write '1)
		Report a Fail-Safe event
0	F0 F\/T	0 No Fail-Safe event
9	FS_EVT	1 Fail-Safe event occurred (FSM went to Fail-Safe state)
		POR or Fail-safe or Clear on Write (write '1)

# 22.22 M\_TIMER1\_CFG

Table 116. M\_TIMER1\_CFG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	- /	- 0	-()		-	-	TIMER1_DLY
Read	0	0	0	0	0	0	0	TIMER1_DLY
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	TIMER1_DLY		TIME	R1_ON			TIMER1_PER	
Read	TIMER1_DLY	0'	TIMER1_ON				TIMER1_PER	
Reset	0	0	0	0	0	0	0	0

Table 117. M\_TIMER1\_CFG register bit description

Bit	Symbol	Description
	TIMEDA DED	Configure the TIMER1 period
		000 TIMER1 period = 10.24 ms
		001 TIMER1 period = 20.48 ms
		010 TIMER1 period = 51.2 ms
0.1.0		011 TIMER1 period = 102.4 ms
0 to 2	TIMER1_PER	100 TIMER1 period = 204.8 ms
	7 ( )	101 TIMER1 period = 512 ms
		110 TIMER1 period = 1024 ms
		111 TIMER1 period = 2048 ms
		POR
0.1.0	TIMED4 ON	Configure the TIMER1 ON time
3 to 6	TIMER1_ON	0000 TIMER1 ON time = 0 ms
	J	

Table 117. M\_TIMER1\_CFG register bit description...continued

Bit	Symbol	Description
		0001 TIMER1 ON time = 0.128 ms
		0010 TIMER1 ON time = 0.256 ms
		0011 TIMER1 ON time = 1.024 ms
		0100 TIMER1 ON time = 10.24 ms
		0101 TIMER1 ON time = 20.48 ms
		0110 TIMER1 ON time = 30.72 ms
		0111 TIMER1 ON time = 40.96 ms
		1000 TIMER1 ON time = 51.2 ms
		1001 TIMER1 ON time = 61.44 ms
		1010 TIMER1 ON time = 81.92 ms
		1011 TIMER1 ON time = 102.4 ms
		1100 TIMER1 ON time = 122.88 ms
		1101 TIMER1 ON time = 153.6 ms
		1110 TIMER1 ON time = 204.8 ms
		1111 TIMER1 ON time = Infinite
		POR
		Configure the TIMER1 delay time (apply on rising edge only)
	TIMER1_DLY	00 TIMER1 delay = 0 us
7 to 8		01 TIMER1 delay = 5 us
1100		10 TIMER1 delay = 10 us
		11 TIMER1 delay = 15 us
		POR

#### 22.23 M\_TIMER2\_CFG

Table 118. M\_TIMER2\_CFG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	0	7 /	<b>-</b> - C	-	-	-	TIMER2_DLY
Read	0	0	0	0	0	0	0	TIMER2_DLY
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	TIMER2_DLY		TIME	R2_ON			TIMER2_PER	
Read	TIMER2_DLY		TIME	R2_ON			TIMER2_PER	
Reset	0	0	0	0	0	0	0	0

Table 119. M\_TIMER2\_CFG register bit description

Bit	Symbol	Description			
<u> </u>		Configure the TIMER2 period			
	7 ( )	000 TIMER2 period = 10.24 ms			
		001 TIMER2 period = 20.48 ms			
0 to 2	TIMER2_PER	010 TIMER2 period = 51.2 ms			
		011 TIMER2 period = 102.4 ms			
		100 TIMER2 period = 204.8 ms			
		101 TIMER2 period = 512 ms			

Table 119. M\_TIMER2\_CFG register bit description...continued

Bit	Symbol	Description
		110 TIMER2 period = 1024 ms
		111 TIMER2 period = 2048 ms
		POR
		Configure the TIMER2 ON time
		0000 TIMER2 ON time = 0 ms
		0001 TIMER2 ON time = 0.128 ms
		0010 TIMER2 ON time = 0.256 ms
		0011 TIMER2 ON time = 1.024 ms
		0100 TIMER2 ON time = 10.24 ms
		0101 TIMER2 ON time = 20.48 ms
	TIMER2_ON	0110 TIMER2 ON time = 30.72 ms
3 to 6		0111 TIMER2 ON time = 40.96 ms
3 10 0		1000 TIMER2 ON time = 51.2 ms
		1001 TIMER2 ON time = 61.44 ms
		1010 TIMER2 ON time = 81.92 ms
		1011 TIMER2 ON time = 102.4 ms
		1100 TIMER2 ON time = 122.88 ms
		1101 TIMER2 ON time = 153.6 ms
		1110 TIMER2 ON time = 204.8 ms
		1111 TIMER2 ON time = Infinite
		POR
		Configure the TIMER2 delay time (apply on rising edge only)
		00 TIMER2 delay = 0 us
7 to 8	TIMEDO DIV	01 TIMER2 delay = 5 us
/ 10 8	TIMER2_DLY	10 TIMER2 delay = 10 us
		11 TIMER2 delay = 15 us
		POR

### 22.24 M TIMER3 CFG

#### Table 120. M\_TIMER3\_CFG register bit allocation

Idbio III.	able 120. III_1IIIE170_01 & logicial bit allocation							
Bit	15	14	13	12	11	10	9	8
Write	- 7	-		6	-	-	-	TIMER3_DLY
Read	0	0	0	0	0	0	0	TIMER3_DLY
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	TIMER3_DLY		TIME	R3_ON		TIMER3_PER		
Read	TIMER3_DLY	TIMER3_ON					TIMER3_PER	
Reset	0	0	0	0	0	0	0	0

Table 121. M\_TIMER3\_CFG register bit description

Bit	Symbol	Description
0 to 2	TIMER3 PER	Configure the TIMER3 period
0 10 2		000 TIMER3 period = 10.24 ms

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 121. M\_TIMER3\_CFG register bit description...continued

Bit	Symbol	Description
		001 TIMER3 period = 20.48 ms
		010 TIMER3 period = 51.2 ms
		011 TIMER3 period = 102.4 ms
		100 TIMER3 period = 204.8 ms
		101 TIMER3 period = 512 ms
		110 TIMER3 period = 1024 ms
		111 TIMER3 period = 2048 ms
		POR
		Configure the TIMER3 ON time
		0000 TIMER3 ON time = 0 ms
		0001 TIMER3 ON time = 0.128 ms
		0010 TIMER3 ON time = 0.256 ms
		0011 TIMER3 ON time = 1.024 ms
		0100 TIMER3 ON time = 10.24 ms
		0101 TIMER3 ON time = 20.48 ms
		0110 TIMER3 ON time = 30.72 ms
3 to 6	TIMED2 ON	0111 TIMER3 ON time = 40.96 ms
3100	TIMER3_ON	1000 TIMER3 ON time = 51.2 ms
		1001 TIMER3 ON time = 61.44 ms
		1010 TIMER3 ON time = 81.92 ms
		1011 TIMER3 ON time = 102.4 ms
		1100 TIMER3 ON time = 122.88 ms
		1101 TIMER3 ON time = 153.6 ms
		1110 TIMER3 ON time = 204.8 ms
		1111 TIMER3 ON time = Infinite
		POR
	1	Configure the TIMER3 delay time (apply on rising edge only)
		00 TIMER3 delay = 0 us
7 to 8	TIMED2 DIV	01 TIMER3 delay = 5 us
7 10 8	TIMER3_DLY	10 TIMER3 delay = 10 us
		11 TIMER3 delay = 15 us
		POR

# 22.25 M\_PWM1\_CFG

Table 122. M\_PWM1\_CFG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write		Y - 1	Y - \\	PWM <sup>2</sup>	I_DLY	PWM1_F	PWM	1_DC
Read	0	0	0	PWM <sup>2</sup>	I_DLY	PWM1_F	PWM	1_DC
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write		PWM1_DC						
Read		PWM1_DC						
Reset	0	0	0	0	0	0	0	0

Table 123. M\_PWM1\_CFG register bit description

Bit	Symbol	Description						
		Configure the PWM1 duty cycle						
0 to 9	PWM1_DC	PWM1 duty cycle = 100 * PWM1_DC / 1000						
		POR						
		Configure the PWM1 frequency						
40	PWM1_F	0 PWM1 frequency = 200 Hz						
10		1 PWM1 frequency = 400 Hz						
		POR						
		Configure the PWM1 delay time (applies on both edges)						
		00 PWM1 delay = 0 us						
44 +- 40	DIAMA DI V	01 PWM1 delay = 5 us						
11 to 12	PWM1_DLY	10 PWM1 delay = 10 us						
		11 PWM1 delay = 15 us						
		POR						

# 22.26 M\_PWM2\_CFG

#### Table 124. M\_PWM2\_CFG register bit allocation

		rogiotor bit t	anooution	7					
Bit	15	14	13	12	11	10	9	8	
Write	-	-	-	PW	M2_DLY	PWM2_F	PWM	12_DC	
Read	0	0	0	PW	M2_DLY	PWM2_F	PWM	12_DC	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
Write		PWM2_DC							
Read		PWM2_DC							
Reset	0	0	0	0	0	0	0	0	

#### Table 125. M\_PWM2\_CFG register bit description

Bit	Symbol	Description					
		Configure the PWM2 duty cycle					
0 to 9	PWM2_DC	PWM2 duty cycle = 100 * PWM2_DC / 1000					
		POR					
	. 7)	Configure the PWM2 frequency					
40	PWM2_F	0 PWM2 frequency = 200 Hz					
10		1 PWM2 frequency = 400 Hz					
	A' 6	POR					
	0 =	Configure the PWM2 delay time (applies on both edges)					
		00 PWM2 delay = 0 us					
44 += 40	DWAG DIV	01 PWM2 delay = 5 us					
11 to 12	PWM2_DLY	10 PWM2 delay = 10 us					
		11 PWM2 delay = 15 us					
		POR					

#### 22.27 M\_PWM3\_CFG

Table 126. M\_PWM3\_CFG register bit allocation

Reset         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1           Write         PWM3_DC           Read         PWM3_DC			3						
Read         0         0         0         PWM3_DLY         PWM3_F         PWM3_I           Reset         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1           Write         PWM3_DC           Read         PWM3_DC	Bit	15	14	13	12	11	10	9	8
Reset         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1           Write         PWM3_DC           Read         PWM3_DC	Write	-	-	-	PWM:	3_DLY	PWM3_F	PWM	13_DC
Bit         7         6         5         4         3         2         1           Write         PWM3_DC           Read         PWM3_DC	Read	0	0	0	PWM3_DLY PWM3_F PWM3_DC			13_DC	
Write PWM3_DC Read PWM3_DC	Reset	0	0	0	0	0	0	0	0
Read PWM3_DC	Bit	7	6	5	4	3	2	1	0
	Write	PWM3_DC							
	Read	PWM3_DC							
Reset   0   0   0   0   0   0	Reset	0	0	0	0	0	0	0	0

#### Table 127. M PWM3 CFG register bit description

Bit	Symbol	Description
		Configure the PWM3 duty cycle
0 to 9	PWM3_DC	PWM3 duty cycle = 100 * PWM3_DC / 1000
		POR
		Configure the PWM3 frequency
10	PWM3_F	0 PWM3 frequency = 200 Hz
10		1 PWM3 frequency = 400 Hz
		POR
		Configure the PWM3 delay time (applies on both edges)
		00 PWM3 delay = 0 us
11 to 12	DIAMAS DIA	01 PWM3 delay = 5 us
11 to 12	PWM3_DLY	10 PWM3 delay = 10 us
		11 PWM3 delay = 15 us
		POR

### 22.28 M\_TIMER\_PWM\_CTRL

#### Table 128. M\_TIMER\_PWM\_CTRL register bit allocation

				. 7				
Bit	15	14	13	12	11	10	9	8
Write	- 7	Y - >	5	1	-	-	-	-
Read	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write		TIM1_EN	TIM2_EN	TIM3_EN	-	PWM1_EN	PWM2_EN	PWM3_EN
Read	0	TIM1_EN	TIM2_EN	TIM3_EN	0	PWM1_EN	PWM2_EN	PWM3_EN
Reset	0	0	0	0	0	0	0	0

#### Table 129. M\_TIMER\_PWM\_CTRL register bit description

Table 125. III_	able 123. M_TIMEK_I WM_OTKE register bit description							
Bit	Symbol	Description						
	PWM3_EN	Enable the PWM3						
0		0 PWM3 is disabled						
		1 PWM3 is enabled						

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 129. M\_TIMER\_PWM\_CTRL register bit description...continued

Bit	Symbol	Description
		POR, or clear on Write(write '1')
		Enable the PWM2
	DIAMAG EN	0 PWM2 is disabled
	PWM2_EN	1 PWM2 is enabled
		POR, or clear on Write(write '1')
		Enable the PWM1
	D\A/N44 ENI	0 PWM1 is disabled
	PWM1_EN	1 PWM1 is enabled
		POR, or clear on Write(write '1')
		Enable the TIMER3
TIM3_EN	0 TIMER3 is disabled	
	HIVI3_EIN	1 TIMER3 is enabled
4 TIM3_EN	POR, or clear on Write(write '1')	
		Enable the TIMER2
	TIMO EN	0 TIMER2 is disabled
	TIM2_EN	1 TIMER2 is enabled
		POR, or clear on Write(write '1')
		Enable the TIMER1
	TIMA EN	0 TIMER1 is disabled
	TIM1_EN	1 TIMER1 is enabled
		POR, or clear on Write(write '1')

# 22.29 M\_CS\_CFG

### Table 130. M\_CS\_CFG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	2	æ	O- 6	V -	-	HS_FLT_ WU_FORCE	-
Read	0	0	0	0	0	0	HS_FLT_ WU_FORCE	0
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	HVIO2_HS_SEL		HVIO1_HS_SEL		WK2_HS_SEL		WK1_HS_SEL	
Read	HVIO2_HS_SEL		HVIO1_HS_SEL		WK2_	HS_SEL	WK1_H	S_SEL
Reset	0	0	0	0	0	0	0	0

Table 131. M CS CFG register bit description

Bit	Symbol	Description	
	AL D	Select the High Side connected to WAKE1 for cyclic sensing	
	to 1 WK1_HS_SEL	00 HS1 is connected to WAKE1	
0 +- 4		01 HS2 is connected to WAKE1	
0 to 1		10 HS3 is connected to WAKE1	
			11 HS4 is connected to WAKE1
			POR
2 to 3	WK2_HS_SEL	Select the High Side connected to WAKE2 for cyclic sensing	

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 131. M\_CS\_CFG register bit description...continued

Bit	Symbol	Description				
		00 HS1 is connected to WAKE2				
		01 HS2 is connected to WAKE2				
		10 HS3 is connected to WAKE2				
		11 HS4 is connected to WAKE2				
		POR				
		Select the High Side connected to HVIO1 for cyclic sensing				
		00 HS1 is connected to HVIO1				
4 to 5	HVIO1_HS_SEL	01 HS2 is connected to HVIO1				
4 10 5		10 HS3 is connected to HVIO1				
		11 HS4 is connected to HVIO1				
		POR				
		Select the High Side connected to HVIO2 for cyclic sensing				
		00 HS1 is connected to HVIO2				
6 to 7	UVIO2 HE EEL	01 HS2 is connected to HVIO2				
6 10 7	HVIO2_HS_SEL	10 HS3 is connected to HVIO2				
		11 HS4 is connected to HVIO2				
		POR				
		Select the reaction when a fault is detected on a High Side				
0	LIS FLT WILL FORCE	0 Disable the cyclic sense engine when the fault is present				
9	HS_FLT_WU_FORCE	1 Force the wake up of the device when the fault is detected				
		POR				

# 22.30 M\_CS\_FLG\_MSK

#### Table 132. M\_CS\_FLG\_MSK register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	<u> </u>		7	(-)	-	-	HVIO2_OL_M
Read	0	0	0	0	0	0	0	HVIO2_OL_M
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	HVIO1_OL_M	WAKE2_OL_M	WAKE1_OL_M	-	-	-	-	-
Read	HVIO1_OL_M	WAKE2_OL_M	WAKE1_OL_M	0	HVIO2_OL_I	HVIO1_OL_I	WAKE2_OL_I	WAKE1_OL_I
Reset	0 7	0	0	0	0	0	0	0

Table 133. M\_CS\_FLG\_MSK register bit description

Bit	Symbol	Description
		Report WAKE1 Open Load event
0	WAKEA OL I	0 No event detected
0	WAKE1_OL_I	1 WAKE1 OL occurred
		POR, or clear on Write(write '1')
		Report WAKE2 Open Load event
4	WAKES OF I	0 No event detected
ı	WAKE2_OL_I	1 WAKE2 OL occurred
		POR, or clear on Write(write '1')

FS23 data sheet

Table 133. M\_CS\_FLG\_MSK register bit description...continued

Bit	Symbol	Description
		Report HVIO1 Open Load event
2	111/104 01 1	0 No event detected
2	HVIO1_OL_I	1 HVIO1 OL occurred
		POR, or clear on Write(write '1')
		Report HVIO2 Open Load event
	10,400, 01, 1	0 No event detected
3	HVIO2_OL_I	1 HVIO2 OL occurred
		POR, or clear on Write(write '1')
		Inhibit WAKE1 Open Load Interrupt
_	WAKE1_OL_M	0 Interrupt is Not Inhibited
5		1 Interrupt is Inhibited
		POR
		Inhibit WAKE2 Open Load Interrupt
0	WAKES OF M	0 Interrupt is Not Inhibited
6	WAKE2_OL_M	1 Interrupt is Inhibited
		POR
		Inhibit HVIO1 Open Load Interrupt
7	111/104 01 14	0 Interrupt is Not Inhibited
7	HVIO1_OL_M	1 Interrupt is Inhibited
		POR
		Inhibit HVIO2 Open Load Interrupt
8	HVIO2 OL M	0 Interrupt is Not Inhibited
0	HVIO2_OL_M	1 Interrupt is Inhibited
		POR

# 22.31 M\_HSx\_SRC\_CFG

#### Table 134. M\_HSx\_SRC\_CFG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	HS4_SRC_SEL				HS3_SRC_SEL			
Read		HS4_SF	RC_SEL			HS3_SF	RC_SEL	
Reset	0	0	0	0	0	0	0	0
Bit	7 7	6	5	4	3	2	1	0
Write	HS2_SRC_SEL				HS1_SRC_SEL			
Read	HS2_SRC_SEL					HS1_SF	RC_SEL	
Reset	0	0	0	0	0	0	0	0

### Table 135. M\_HSx\_SRC\_CFG register bit description

Bit	Symbol	Description			
		Select HS1 source			
		0000 High side is driven by HS1_EN and HS1_DIS register bits			
0 to 3	to 3 HS1_SRC_SEL	0001 HVIO1 is selected as direct drive pin			
		0010 HVIO2 is selected as direct drive pin.			
		0011 WAKE1 is selected as direct drive pin.			

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 135. M\_HSx\_SRC\_CFG register bit description...continued

Bit	Symbol	Description
		0100 WAKE2 is selected as direct drive pin.
		0101 LVIO3 is selected as direct drive pin.
		0110 LVIO4 is selected as direct drive pin.
		0111 LVI5 is selected as direct drive pin.
		1000 High side is driven by TIMER1
		1001 High side is driven by TIMER2
		1010 High side is driven by TIMER3
		1011 High side is driven by PWM1
		1100 High side is driven by PWM2
		1101 High side is driven by PWM3
		1110 Not used
		1111 Not used
		POR or HS1 FSM in HS2 state
		Select HS2 source
		0000 High side is driven by HS2_EN and HS2_DIS register bits
		0001 HVIO1 is selected as direct drive pin
		0010 HVIO2 is selected as direct drive pin.
		0011 WAKE1 is selected as direct drive pin.
		0100 WAKE2 is selected as direct drive pin.
		0101 LVIO3 is selected as direct drive pin.
		0110 LVIO4 is selected as direct drive pin.
4 to 7	HS2_SRC_SEL	0111 LVI5 is selected as direct drive pin.
		1000 High side is driven by TIMER1
		1001 High side is driven by TIMER2
		1010 High side is driven by TIMER3
		1011 High side is driven by PWM1
	_	1100 High side is driven by PWM2
		1101 High side is driven by PWM3
		1110 Not used
	2	1111 Not used
		POR or HS2 FSM in HS2 state
		Select HS3 source
		0000 High side is driven by HS3_EN and HS3_DIS register bits
		0001 HVIO1 is selected as direct drive pin
		0010 HVIO2 is selected as direct drive pin.
	A .	0011 WAKE1 is selected as direct drive pin.
		0100 WAKE2 is selected as direct drive pin.
0 to 44	1100 000 051	0101 LVIO3 is selected as direct drive pin.
8 to 11	HS3_SRC_SEL	0110 LVIO4 is selected as direct drive pin.
	7	0111 LVI5 is selected as direct drive pin.
		1000 High side is driven by TIMER1
		1001 High side is driven by TIMER2
		1010 High side is driven by TIMER3
		1011 High side is driven by PWM1
		,

Table 135. M\_HSx\_SRC\_CFG register bit description...continued

Bit	Symbol	Description
		1101 High side is driven by PWM3
		1110 Not used
		1111 Not used
		POR or HS3 FSM in HS2 state
		Select HS4 source
		0000 High side is driven by HS4_EN and HS4_DIS register bits
		0001 HVIO1 is selected as direct drive pin
		0010 HVIO2 is selected as direct drive pin.
		0011 WAKE1 is selected as direct drive pin.
		0100 WAKE2 is selected as direct drive pin.
		0101 LVIO3 is selected as direct drive pin.
		0110 LVIO4 is selected as direct drive pin.
12 to 15	HS4_SRC_SEL	0111 LVI5 is selected as direct drive pin.
12 10 13	H34_3RO_3EL	1000 High side is driven by TIMER1
		1001 High side is driven by TIMER2
		1010 High side is driven by TIMER3
		1011 High side is driven by PWM1
		1100 High side is driven by PWM2
		1101 High side is driven by PWM3
		1110 Not used
		1111 Not used
		POR or HS4 FSM in HS2 state

### 22.32 M\_HSx\_CTRL

Table 136. M\_HSx\_CTRL register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	HS_ VSHSUVOV_ REC	HS_ VSHSUV_DIS	HS_ VSHSOV_DIS	-	-	-	-
Read	0	HS_ VSHSUVOV_ REC	HS_ VSHSUV_DIS	HS_ VSHSOV_DIS	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	- (	HS4_EN		HS3_EN	-	HS2_EN	-	HS1_EN
Read	0	HS4_EN	0	HS3_EN	0	HS2_EN	0	HS1_EN
Reset	0	0	0	0	0	0	0	0

Table 137. I	Table 137. M_H3X_CTRE register bit description						
Bit	Symbol	Description					
		Enable the HS1					
0	LICA EN	0 HS1 is disabled					
U	HS1_EN	1 HS1 is enabled					
		POR or HS1 FSM in HS2 state					
2	HS2_EN	Enable the HS2					

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 137. M\_HSx\_CTRL register bit description...continued

Bit	Symbol	Description
		0 HS2 is disabled
		1 HS2 is enabled
		POR or HS2 FSM in HS2 state
		Enable the HS3
4	HS3 EN	0 HS3 is disabled
4	HOO_EN	1 HS3 is enabled
		POR or HS3 FSM in HS2 state
		Enable the HS4
6	HS4_EN	0 HS4 is disabled
O		1 HS4 is enabled
		POR or HS4 FSM in HS2 state
	HS_VSHSOV_DIS	Disable HSx in case of VSHS overvoltage
12		0 HSx remains enable in case of VSHS overvoltage
12		1 HSx are disabled in case of VSHS overvoltage
		POR
		Disable HSx in case of VSHS undervoltage
13	TIE VEHEUV DIE	0 HSx remains enable in case of VSHS undervoltage
13	HS_VSHSUV_DIS	1 HSx are disabled in case of VSHS undervoltage
		POR
		Configure the automatic recovery when HSx is disabled due to VSHS UV/OV
4.4	LIE VELIEUWOW DEG	0 No recovery
14	HS_VSHSUVOV_REC	1 Automatic recovery when VSHS UV or OV is removed
		POR
	1	

### 22.33 M\_HSx\_FLG

Table 138. M\_HSx\_FLG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-		<b>V</b> - /		-	-	-	-
Read	0	0	0	HS4_OL_I	HS4_OC_I	0	HS3_OL_I	HS3_OC_I
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	- 7	- 7	-	E	-	-	-	-
Read	HS34_TSD_I	0	HS2_OL_I	HS2_OC_I	0	HS1_OL_I	HS1_OC_I	HS12_TSD_I
Reset	0	0	0	0	0	0	0	0

Table 139. M\_HSx\_FLG register bit description

Bit	Symbol	Description				
	7 ()	Report HS1 or HS2 Thermal Shutdown event				
0		0 No event detected				
0	HS12_TSD_I	1 HS1 or HS2 TSD occurred				
		POR, or clear on Write(write '1')				
4	1104 00 1	Report HS1 overcurrent event				
1	HS1_OC_I	0 No event detected				

FS23 data sheet

Table 139. M\_HSx\_FLG register bit description...continued

Bit	Symbol	Description
		1 HS1 OC occurred
		POR, or clear on Write(write '1')
		Report HS1 Open Load event
0	1151 01 1	0 No event detected
2	HS1_OL_I	1 HS1 OL occurred
		POR, or clear on Write(write '1')
		Report HS2 overcurrent event
4	1100 00 1	0 No event detected
4	HS2_OC_I	1 HS2 OC occurred
		POR, or clear on Write(write '1')
		Report HS2 Open Load event
_	1100 01 1	0 No event detected
5	HS2_OL_I	1 HS2 OL occurred
		POR, or clear on Write(write '1')
	HS34_TSD_I	Report HS3 or HS4 Thermal Shutdown event
7		0 No event detected
7		1 HS3 or HS4 TSD occurred
		POR, or clear on Write(write '1')
		Report HS3 overcurrent event
0	1102 00 1	0 No event detected
8	HS3_OC_I	1 HS3 OC occurred
		POR, or clear on Write(write '1')
		Report HS3 Open Load event
9	1163 01 1	0 No event detected
9	HS3_OL_I	1 HS3 OL occurred
		POR, or clear on Write(write '1')
		Report HS4 overcurrent event
44	1154 00 1	0 No event detected
11	HS4_OC_I	1 HS4 OC occurred
		POR, or clear on Write(write '1')
		Report HS4 Open Load event
10	1164 01 1	0 No event detected
12	HS4_OL_I	1 HS4 OL occurred
		POR, or clear on Write(write '1')

## 22.34 M\_HSx\_MSK

Table 140. M\_HSx\_MSK register bit allocation

	and the minimum regions of unounder							
Bit	15	14	13	12	11	10	9	8
Write	7 - ( )	- 0		HS4_OL_M	HS4_OC_M	-	HS3_OL_M	HS3_OC_M
Read	0	0	0	HS4_OL_M	HS4_OC_M	0	HS3_OL_M	HS3_OC_M
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	HS34_TSD_M	-	HS2_OL_M	HS2_OC_M	-	HS1_OL_M	HS1_OC_M	HS12_TSD_M
Read	HS34_TSD_M	0	HS2_OL_M	HS2_OC_M	0	HS1_OL_M	HS1_OC_M	HS12_TSD_M

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 140. M\_HSx\_MSK register bit allocation...continued

Bit	15	14	13	12	11	10	9	8
Reset	0	0	0	0	0	0	0	0

Table 141. M\_HSx\_MSK register bit description

Bit	Symbol	Description
		Inhibit HS1 and HS2 Thermal Shutdown Interrupt
0	LICAG TOD M	0 Interrupt is Not Inhibited
0	HS12_TSD_M	1 Interrupt is Inhibited
		POR
		Inhibit HS1 overcurrent Interrupt
4	1104 00 14	0 Interrupt is Not Inhibited
1	HS1_OC_M	1 Interrupt is Inhibited
		POR
		Inhibit HS1 Open Load Interrupt
0	1104 01 14	0 Interrupt is Not Inhibited
2	HS1_OL_M	1 Interrupt is Inhibited
		POR
		Inhibit HS2 overcurrent Interrupt
		0 Interrupt is Not Inhibited
4	HS2_OC_M	1 Interrupt is Inhibited
		POR
	HS2_OL_M	Inhibit HS2 Open Load Interrupt
_		0 Interrupt is Not Inhibited
5		1 Interrupt is Inhibited
		POR
		Inhibit HS3 and HS4 Thermal Shutdown Interrupt
_		0 Interrupt is Not Inhibited
7	HS34_TSD_M	1 Interrupt is Inhibited
	_	POR
		Inhibit HS3 overcurrent Interrupt
		0 Interrupt is Not Inhibited
8	HS3_OC_M	1 Interrupt is Inhibited
		POR
		Inhibit HS3 Open Load Interrupt
0	LICO OL M	0 Interrupt is Not Inhibited
9	HS3_OL_M	1 Interrupt is Inhibited
		POR
		Inhibit HS4 overcurrent Interrupt
44	1104 00 11	0 Interrupt is Not Inhibited
11	HS4_OC_M	1 Interrupt is Inhibited
		POR
		Inhibit HS4 Open Load Interrupt
40	1104 01 14	0 Interrupt is Not Inhibited
12	HS4_OL_M	1 Interrupt is Inhibited
		POR

## 22.35 M\_AMUX\_CTRL

Table 142. M\_AMUX\_CTRL register bit allocation

		•						
Bit	15	14	13	12	11	10	9	8
Write	-	-	-	-	-	- %	AMUX_EN	AMUX_DIV
Read	0	0	0	0	0	0	AMUX_EN	AMUX_DIV
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-	-			AMUX	90	
Read	0	0	0			AMUX	5	
Reset	0	0	0	0	0	0	0	0

Table 143. M\_AMUX\_CTRL register bit description

Bit	Symbol	Description				
		Select AMUX Input Channel				
		00000 AGND is selected				
		00001 V1p6 internal voltage (VDIG) is selected				
		00010 V1 voltage is selected				
		00011 V2 voltage is selected				
		00100 V3 voltage is selected				
		00101 VBOS internal voltage is selected				
		00110 VSUP voltage is selected (divider ratio configurable by SPI / I²C)				
		00111 VSHS voltage is selected (divider ratio configurable by SPI / I²C)				
0 to 4	AMUX	01000 WAKE1 voltage is selected (divider ratio configurable by SPI / I²C)				
0 to 4	AMUX	01001 WAKE2 voltage is selected (divider ratio configurable by SPI / I²C)				
		01010 HVIO1 voltage is selected (divider ratio configurable by SPI / I²C)				
		01011 HVIO2 voltage is selected (divider ratio configurable by SPI / I²C)				
		01100 Die Temperature Sensor is selected : T(°C) = (V <sub>AMUX</sub> – V <sub>TEMP25</sub> ) / V <sub>TEMP_COEFF</sub> + 25				
		01101 V1 Temperature sensor is selected				
	l l	01110 V2 Temperature sensor is selected				
		01111 V3 Temperature sensor is selected				
		10000 VDDIO not divided is selected				
		>10000 Reserved				
		POR				
		Select AMUX divider ratio for high voltage channels				
8	AMUX_DIV	0 Low divider ratio is selected (div by 10.5)				
0	AWOX_DIV	1 High divider ratio is selected (div by 20)				
		POR				
4		Enable AMUX block				
9	AMUX EN	0 AMUX is disabled (HIZ, int pull down)				
Э	AIVIUA_EN	1 AMUX is enabled in Normal mode only				
		POR				

## 22.36 M\_LDT\_CFG1

#### Table 144. M LDT CFG1 register bit allocation

		3						
Bit	15	14	13	12	11	10	9	8
Write		LDT_AFTER_RUN						
Read				LDT_AFT	ER_RUN			
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write		LDT_AFTER_RUN						
Read	LDT_AFTER_RUN							
Reset	0	0	0	0	0	0	0	0

#### Table 145. M\_LDT\_CFG1 register bit description

Bit	Symbol	Description			
		Configure and read the After run LDT Timer			
0 to 15	0 to 15 LDT_AFTER_RUN	LDT timer value in NORMAL mode			
		POR, LDT Count started			

# 22.37 M\_LDT\_CFG2

#### Table 146. M\_LDT\_CFG2 register bit allocation

Bit	15	14	13	12	11	10	9	8			
Write		LDT_WUP_L									
Read			Y	LDT_W	UP_L						
Reset	0	0	0	0	0	0	0	0			
Bit	7	6	5	4	3	2	1	0			
Write				LDT_W	UP_L						
Read		LDT_WUP_L									
Reset	0	0	0	0	0	0	0	0			

#### Table 147. M LDT CFG2 register bit description

Bit	Symbol	Description
	7)	Configure and read the 16 less significant bits of Wake-up LDT Timer
0 to 15	LDT_WUP_L	LDT timer value in LP Mode (LSB)
		POR, LDT Count started

# 22.38 M\_LDT\_CFG3

#### Table 148. M LDT CFG3 register bit allocation

Tubic 140. II	able 140. Mi_EBT_of Ob register bit unocation								
Bit	15	14	13	12	11	10	9	8	
Write	-	(-5	-	-	-	-	-	-	
Read	0	0	0	0	0	0	0	0	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
Write		LDT_WUP_H							

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 148. M\_LDT\_CFG3 register bit allocation...continued

Bit	15	14	13	12	11	10	9	8	
Read		LDT_WUP_H							
Reset	0	0	0	0	0	0	0	0	

Table 149. M\_LDT\_CFG3 register bit description

Bit	Symbol	Description
		Configure and read the 8 more significant bits of LDT Wake-up Timer
0 to 7	LDT_WUP_H	LDT timer value in LP Mode (MSB)
		POR, LDT Count started

## 22.39 M\_LDT\_CTRL

### Table 150. M\_LDT\_CTRL register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-	- 🗡	-/_			-	-
Read	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	7 3	2	1	0
Write	LDT2LP		LDT_FNCT		LDT_SEL	LDT_MODE	LDT_EN	-
Read	LDT2LP		LDT_FNCT	- X X	LDT_SEL	LDT_MODE	LDT_EN	LDT_RUN
Reset	0	0	0	0	0	0	0	0

Table 151. M LDT CTRL register bit description

Bit	Symbol	Description
		LDT Status
0	LDT DUN	0 LDT is idle
0	LDT_RUN	1 LDT is busy
	2	POR, LDT stopped
		Start LDT Timer operation
4	LDT EN	0 LDT is disabled
1	LDT_EN	1 LDT starts counting
	. 7)	POR
		Set LDT operation mode
0		0 LDT is set to long count (1s)
2	LDT_MODE	1 LDT is set to short count (128us)
		POR
		Configure and read LDT timer selection
0	LDT OF	0 Target value of Wake-up LDT timer can be read or write
3	LDT_SEL	1 Real time value of 24 bit Timer is reported (once LDT stopped)
		POR
		Select LDT function
41.0	LDT ENOTED OF	000 Function1 is selected
4 to 6	LDT_FNCT[2:0]	001 Function2 is selected
		010 Function3 is selected

Table 151. M\_LDT\_CTRL register bit description...continued

Bit	Symbol	Description	
		011 Function4 is selected	
		100 Function5 is selected	
		101 Not used	
		110 Not used	
		111 Not used	
		POR	
		Select LP mode transition from LDT F2 and F3	
7	I DTOLD	0 Go to LPOFF	
′	LDT2LP	1 Go to LPON	
		POR	

### 22.40 M\_CAN

Table 152. M\_CAN register bit allocation

= 0								
Bit	15	14	13	12	11	10	9	8
Write	-	-				-0	CAN_M	ODE
Read	0	0	0	0	0	0	CAN_M	ODE
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-	CAN_FS_DIS	7- /	-	/ -	CAN_TXD_TO_I	CAN_TSD_I
Read	CAN_ACTIVE_ MODE_S	0	CAN_FS_DIS	0	0	0	CAN_TXD_TO_I	CAN_TSD_I
Reset	0	0	0	0	0	0	0	0

Table 153. M\_CAN register bit description

Bit	Symbol	Description
		Report CAN overtemperature event
0	CAN TOD I	0 No event detected
0	CAN_TSD_I	1 CAN Thermal Shutdown occurred
		POR, or clear on Write(write '1')
		Report CAN TXD Dominant timeout event
1	CAN TVD TO I	0 No event detected
1	CAN_TXD_TO_I	1 Dominant timeout occurred
	.00	POR, or clear on Write(write '1')
	0.4M 50 BIO	Disable the CAN when RSTB or LIMP0 or FS0B is activated
5		0 CAN transceiver is offline
5	CAN_FS_DIS	1 CAN transceiver keeps the current state
		POR
7	7 /	Real-time status of CAN mode
7	CAN ACTIVE MODE S	0 CAN is neither in LISTEN ONLY mode nor in NORMAL mode
1	CAN_ACTIVE_MODE_S	1 CAN is either in LISTEN ONLY mode or in NORMAL mode
		Real-time information
		Select the CAN mode control
8 to 9	CAN_MODE	00 Transceiver offline (TX and RX disabled)
		01 Transceiver receive only mode (TX disabled and RX enabled)

Table 153. M\_CAN register bit description...continued

Bit	Symbol	Description
		10 Transceiver active mode (TX and RX enabled) reacting on V3UV
		11 Transceiver active mode (TX and RX enabled) reacting on V3UV
		POR

### 22.41 M\_LIN

### Table 154. M\_LIN register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	LIN_I	MODE	LIN_SLOPE		LIN_FS_DIS	LIN_VSHSUV_DIS	LIN_SC
Read	0	LIN_MODE		LIN_SLOPE		LIN_FS_DIS	LIN_VSHSUV_DIS	LIN_SC
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	LIN_TXD_TO	-	-	-	-	LIN_SC_I	LIN_TXD_TO_I	LIN_TSD_I
Read	LIN_TXD_TO	0	0	0	0	LIN_SC_I	LIN_TXD_TO_I	LIN_TSD_I
Reset	0	0	0	0	0	0	0	0

Table 155. M\_LIN register bit description

Bit	Symbol	Description
		Report LIN overtemperature event
0	LIN TOD I	0 No event detected
U	LIN_TSD_I	1 LIN Thermal Shutdown occurred
		POR, or clear on Write (write '1')
		Report LIN TXD Dominant timeout event
4	LIN TVD TO I	0 No event detected
1	LIN_TXD_TO_I	1 Dominant timeout occurred
		POR, or clear on Write (write '1')
		Report LIN short-circuit event
0	11N, 60, 1	0 No event detected
2	LIN_SC_I	1 Short-circuit timeout occurred
		POR, or clear on Write (write '1')
		Enable the TXD dominant timeout detection
-	LIN TVD TO	0 TXD dominant timeout detection is disabled
7	LIN_TXD_TO	1 TXD dominant timeout detection is enabled
		POR
	A' 62	Disable the LIN short circuit detection
0	LIN_SC	0 LIN short circuit protection is enabled
8	LIN_SC	1 LIN short circuit protection is disabled
		POR
		Disable VSHS_UV impact on the LIN transceiver
•	LIN VOUGUN DIO	0 The LIN transceiver is OFF in case of VSHS undervoltage
9	LIN_VSHSUV_DIS	1 The LIN transceiver remains in active mode in case of VSHS undervoltage
		POR
40	1 IN EQ DIG	Disable the LIN when RSTB or LIMP0 or FS0B is activated
10	LIN_FS_DIS	0 LIN transceiver is offline

Table 155. M\_LIN register bit description...continued

Bit	Symbol	Descri	ption
		1 LIN transceiver keeps the current state	
		POR	0'
		Select the LIN slope control	
		00 LIN normal slope is enabled	
11 to 12	LIN_SLOPE	01 Not used	,
11 to 12		10 LIN slow slope is enabled	
		11 Not used	7 90
		POR	
	LIN_MODE	Select the LIN mode control	A 6
		00 Transceiver offline	60 1
40 +- 44		01 Transceiver receive only mode	30 (1)
13 to 14		10 Transceiver active mode	
		11 Transceiver active mode	7 (60
		POR	

## 22.42 M\_CAN\_LIN\_MSK

Table 156. M\_CAN\_LIN\_MSK register bit allocation

					> V /			
Bit	15	14	13	12	11	10	9	8
Write	-	-	,	LIN_FSM_STATE_S				
Read	0	0		LIN_FSM_STATE_S				LIN_SC_M
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	LIN_TXD_TO_M	LIN_TSD_M	(-)	CA	N_FSM_STATE	:_S	CAN_TXD_TO_M	CAN_TSD_M
Read	LIN_TXD_TO_M	LIN_TSD_M	0	CA	N_FSM_STATE	:_s	CAN_TXD_TO_M	CAN_TSD_M
Reset	0	0	0	0	0	0	0	0

Table 157. M\_CAN\_LIN\_MSK register bit description

Bit	Symbol	Description
		Inhibit CAN temperature shutdown Interrupt
0	CAN TOD M	0 Interrupt is Not Inhibited
0	CAN_TSD_M	1 Interrupt is Inhibited
		POR
		Inhibit CAN TXD Dominant timeout Interrupt
4	CAN TVD TO M	0 Interrupt is Not Inhibited
1	CAN_TXD_TO_M	1 Interrupt is Inhibited
		POR
		Report the CAN state machine state
	7 ()	000 OFF
		001 OFFLINE
2 to 4	CAN_FSM_STATE_S[2:0]	010 Invalid state
		011 OFFLINEVCCNOK
		100 GOACTIVE
		101 LISTEN

Table 157. M\_CAN\_LIN\_MSK register bit description...continued

Bit	Symbol	Description
		110 Invalid state
		111 NORMAL
		Real-time information
		Inhibit LIN temperature shutdown Interrupt
6	LIN_TSD_M	0 Interrupt is Not Inhibited
0	LIN_13D_W	1 Interrupt is Inhibited
		POR
		Inhibit LIN TXD Dominant timeout Interrupt
7	LIN TYP TO M	0 Interrupt is Not Inhibited
'	LIN_TXD_TO_M	1 Interrupt is Inhibited
		POR
	LIN_SC_M	Inhibit LIN short-circuit Interrupt
8		0 Interrupt is Not Inhibited
•		1 Interrupt is Inhibited
		POR
		Report the LIN state machine state
		00011 TRX_ON
		00110 TRX_RXONLY
		00111 TRX_PROTECT
) to 13	LINI FOM STATE S	01100 TRX_DISABLE
10 13	LIN_FSM_STATE_S	01111 TRX_POWERON
		10011 TRX_MONITOR
		10111 TX_POWERON
		Any other value Invalid state
		Real-time information

# 22.43 M\_MEMORY0

#### Table 158. M MEMORY0 register bit allocation

15							
	14	13	12	11	10	9	8
MEMORY0							
	7 >	. 5	MEMO	ORY0			_
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
MEMORY0							
		60 0	MEMO	ORY0			
0	0	0	0	0	0	0	0
	0 7 0	X &		0 0 0 0 0 7 6 5 4 MEMO	MEMORY0  0 0 0 0 0  7 6 5 4 3  MEMORY0  MEMORY0	MEMORY0  0 0 0 0 0 0  7 6 5 4 3 2  MEMORY0  MEMORY0	MEMORY0  0 0 0 0 0 0 0  7 6 5 4 3 2 1  MEMORY0  MEMORY0

#### Table 159. M\_MEMORY0 register bit description

Bit	Symbol	Description
		Provide 16 memory bits
0 to 15	MEMORY0	Read or write MEMORY0 memory bits
		Reset on Power On Reset (POR)

## 22.44 M\_MEMORY1

#### Table 160. M MEMORY1 register bit allocation

Write         MEMORY1           Read         MEMORY1           Reset         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1         0           Write         MEMORY1           Read         MEMORY1		_	3						
Read         MEMORY1           Reset         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1         0           Write         MEMORY1           Read         MEMORY1	Bit	15	14	13	12	11	10	9	8
Reset         0         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1         0           Write         MEMORY1           Read         MEMORY1	Write				MEMO	DRY1	×		
Bit         7         6         5         4         3         2         1         0           Write         MEMORY1           Read         MEMORY1	Read				MEMO	DRY1			
Write MEMORY1 Read MEMORY1	Reset	0	0	0	0	0	0	0	0
Read MEMORY1	Bit	7	6	5	4	3	2	1	0
	Write				MEMO	DRY1	( )	90	
Reset 0 0 0 0 0 0 0 0 0	Read				MEMO	DRY1		50	
	Reset	0	0	0	0	0	0	0	0

#### Table 161. M\_MEMORY1 register bit description

Bit	Symbol	Description
		Provide 16 memory bits
0 to 15	MEMORY1	Read or write MEMORY1 memory bits
		Reset on Power On Reset (POR)

# 22.45 FS\_I\_OVUV\_CFG1

#### Table 162. FS\_I\_OVUV\_CFG1 register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-	9'6	V1MON_OV_ RSTB_IMPACT	V1MON_OV_ FS0B_IMPACT	V1MON_OV_ LIMP0_IMPACT	V1MON_UV_ RSTB_IMPACT	V1MON_UV_ FS0B_IMPACT
Read	0	0	0	V1MON_OV_ RSTB_IMPACT	V1MON_OV_ FS0B_IMPACT	V1MON_OV_ LIMP0_IMPACT	V1MON_UV_ RSTB_IMPACT	V1MON_UV_ FS0B_IMPACT
Reset	0	0	0	OTP fuse	1	1	OTP fuse	1
Bit	7	6	5	4	3	2	1	0
Write	V1MON_UV_ LIMP0_IMPACT	- 6	V2MON_OV_ RSTB_IMPACT	V2MON_OV_ FS0B_IMPACT	V2MON_OV_ LIMP0_IMPACT	V2MON_UV_ RSTB_IMPACT	V2MON_UV_ FS0B_IMPACT	V2MON_UV_ LIMP0_IMPACT
Read	V1MON_UV_ LIMP0_IMPACT	0	V2MON_OV_ RSTB_IMPACT	V2MON_OV_ FS0B_IMPACT	V2MON_OV_ LIMP0_IMPACT	V2MON_UV_ RSTB_IMPACT	V2MON_UV_ FS0B_IMPACT	V2MON_UV_ LIMP0_IMPACT
Reset	1	0	OTP fuse	1	1	OTP fuse	0	0

### Table 163. FS\_I\_OVUV\_CFG1 register bit description

Bit	Symbol	Description	
		Configure V2MON UV impact on LIMP0	
0	VOMONI LIVI LIMPO IMPACT	0 No Effect	
U	V2MON_UV_LIMP0_IMPACT	1 LIMP0 Assertion	
		POR	
		Configure V2MON UV impact on FS0B	
	V2MON UV FS0B IMPACT	0 No Effect	
'	VZMON_UV_FSUB_IMPACT	1 FS0B Assertion	
		POR	
		Configure V2MON UV impact on RSTB	
2	V2MON_UV_RSTB_IMPACT	0 No Effect	
		1 RSTB Assertion	

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 163. FS\_I\_OVUV\_CFG1 register bit description...continued

Bit	Symbol	Description
		OTP Fuse load
		Configure V2MON OV impact on LIMP0
3	V2MON_OV_LIMP0_IMPACT	0 No Effect
3	VZIVIOIN_OV_EIIVII O_IIVII AOT	1 LIMP0 Assertion
		POR
		Configure V2MON OV impact on FS0B
4	V2MON_OV_FS0B_IMPACT	0 No Effect
-	VZIMON_OV_I GOB_IIVII /IO1	1 FS0B Assertion
		POR
		Configure V2MON OV impact on RSTB
5	V2MON_OV_RSTB_IMPACT	0 No Effect
Ü	v2611_6 v_1.612	1 RSTB Assertion
		OTP Fuse load
		Configure V1MON UV impact on LIMP0
7	V1MON_UV_LIMP0_IMPACT	0 No Effect
,	·	1 LIMP0 Assertion
		POR
	V1MON_UV_FS0B_IMPACT	Configure V1MON UV impact on FS0B
8		0 No Effect
Ü	V 1.M.G.1GV_1 GGB 7.G.1	1 FS0B Assertion
		POR
	_	Configure V1MON UV impact on RSTB
9	V1MON_UV_RSTB_IMPACT	0 No Effect
Ü	V IIII/611_612_IIIII / I/61	1 RSTB Assertion
	\$	OTP Fuse load
		Configure V1MON OV impact on LIMP0
10	V1MON_OV_LIMP0_IMPACT	0 No Effect
		1 LIMP0 Assertion
		POR
	5 4	Configure V1MON OV impact on FS0B
11	V1MON_OV_FS0B_IMPACT	0 No Effect
••		1 FS0B Assertion
		POR
	0 ~	Configure V1MON OV impact on RSTB
12	V1MON_OV_RSTB_IMPACT	0 No Effect
	V 1181011_0 V_1(01D_1(8)17(01	1 RSTB Assertion
		OTP Fuse load

# 22.46 FS\_I\_OVUV\_CFG2

#### Table 164. FS I OVUV CFG2 register bit allocation

		-						
Bit	15	14	13	12	11	10	9	8
Write	-	-	-	V3MON_ OV_RSTB_ IMPACT	V3MON_ OV_FS0 B_IMPACT	V3MON_ OV_LIMP0_ IMPACT	V3MON_ UV_RSTB_ IMPACT	V3MON_ UV_FS0 B_IMPACT

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 164. FS\_I\_OVUV\_CFG2 register bit allocation...continued

Bit	15	14	13	12	11	10	9	8
Read	0	0	0	V3MON_ OV_RSTB_ IMPACT	V3MON_ OV_FS0 B_IMPACT	V3MON_ OV_LIMP0_ IMPACT	V3MON_ UV_RSTB_ IMPACT	V3MON_ UV_FS0 B_IMPACT
Reset	0	0	0	OTP fuse	1	1	OTP fuse	0
Bit	7	6	5	4	3	2	1	0
Write	V3MON_ UV_LIMP0_ IMPACT	-	V0MON_ OV_RSTB_ IMPACT	V0MON_ OV_FS0 B_IMPACT	V0MON_ OV_LIMP0_ IMPACT	V0MON_ UV_RSTB_ IMPACT	V0MON_ UV_FS0 B_IMPACT	V0MON_ UV_LIMP0_ IMPACT
Read	V3MON_ UV_LIMP0_ IMPACT	0	V0MON_ OV_RSTB_ IMPACT	V0MON_ OV_FS0 B_IMPACT	V0MON_ OV_LIMP0_ IMPACT	V0MON_ UV_RSTB_ IMPACT	V0MON_ UV_FS0 B_IMPACT	V0MON_ UV_LIMP0_ IMPACT
Reset	0	0	OTP fuse	1	1	OTP fuse	0	0

Table 165. FS\_I\_OVUV\_CFG2 register bit description

Bit	Symbol	Description
		Configure VMON_EXT UV impact on LIMP0
0	V0MON_UV_	0 No Effect
0	LIMP0_IMPACT	1 LIMP0 Assertion
		POR
		Configure VMON_EXT UV impact on FS0B
4	VONCON LIVE FOOD IMPACT	0 No Effect
1	V0MON_UV_FS0B_IMPACT	1 FS0B Assertion
	20' /	POR
	0 6	Configure VMON_EXT UV impact on RSTB
2	V0MON_UV_ RSTB_IMPACT	0 No Effect
2		1 RSTB Assertion
		OTP Fuse load
		Configure VMON_EXT OV impact on LIMP0
3	V0MON_OV_	0 No Effect
3	LIMP0_IMPACT	1 LIMP0 Assertion
		POR
		Configure VMON_EXT OV impact on FS0B
4	VONCONI OVI ECOD IMPACT	0 No Effect
4	V0MON_OV_FS0B_IMPACT	1 FS0B Assertion
		POR
		Configure VMON_EXT OV impact on RSTB
5	V0MON_OV_ RSTB IMPACT	0 No Effect
		1 RSTB Assertion

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 165. FS\_I\_OVUV\_CFG2 register bit description...continued

Bit	Symbol	Description			
		OTP Fuse load			
		Configure V3MON UV impact on LIMP0			
7	V3MON_UV_	0 No Effect			
'	LIMP0_IMPACT	1 LIMP0 Assertion			
		POR			
		Configure V3MON UV impact on FS0B			
8	V3MON UV FS0B IMPACT	0 No Effect			
0	V3MON_UV_F3UB_IMFACT	1 FS0B Assertion			
		POR			
		Configure V3MON UV impact on RSTB			
9	V3MON_UV_ RSTB_IMPACT	0 No Effect			
9		1 RSTB Assertion			
		OTP Fuse load			
		Configure V3MON OV impact on LIMP0			
10	V3MON_OV_	0 No Effect			
10	LIMP0_IMPACT	1 LIMP0 Assertion			
		POR			
		Configure V3MON OV impact on FS0B			
11	VAMON OV ESOD IMPACT	0 No Effect			
"	V3MON_OV_FS0B_IMPACT	1 FS0B Assertion			
		POR			
		Configure V3MON OV impact on RSTB			
12	V3MON_OV_	0 No Effect			
12	RSTB_IMPACT	1 RSTB Assertion			
		OTP Fuse load			

# 22.47 FS\_I\_FCCU\_CFG

Table 166. FS\_I\_FCCU\_CFG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	,0	FCCU_CFG			FCCU2_ASSIGN			FCCU12_ FLT_POL
Read	0	FCCU_CFG			FCCU2_ASSIGN			FCCU12_ FLT_POL
Reset	0	0	0	1	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	FCCU2_ FLT_POL	FCCU1_ FLT_POL	FCCU2_ RSTB_IMPACT	FCCU2_FS0 B_IMPACT	FCCU2_ LIMP0_ IMPACT	FCCU1_ RSTB_IMPACT	FCCU1_FS0 B_IMPACT	FCCU1_ LIMP0_ IMPACT

Table 166. FS\_I\_FCCU\_CFG register bit allocation...continued

Bit	15	14	13	12	11	10	9	8
Read	FCCU2_ FLT_POL	FCCU1_ FLT_POL	FCCU2_ RSTB_IMPACT	FCCU2_FS0 B_IMPACT	FCCU2_ LIMP0_ IMPACT	FCCU1_ RSTB_IMPACT	FCCU1_FS0 B_IMPACT	FCCU1_ LIMP0_ IMPACT
Reset	0	0	1	1	1	1	1	1

### Table 167. FS\_I\_FCCU\_CFG register bit description

Bit	Symbol	Description
		Configure FCCU1 impact on LIMP0
0	FOCULA LIMBO IMPACT	0 No Effect
U	FCCU1_LIMP0_IMPACT	1 LIMP0 Assertion
		POR
		Configure FCCU1 impact on FS0B
4	FOOLIA FOOD IMPACT	0 No Effect
1	FCCU1_FS0B_IMPACT	1 FS0B Assertion
		POR
		Configure FCCU1 impact on RSTB
0	FOOLIA DOTE IMPACT	0 No Effect
2	FCCU1_RSTB_IMPACT	1 RSTB Assertion
		POR
		Configure FCCU2 impact on LIMP0
•	50010 111100 1110107	0 No Effect
3	FCCU2_LIMP0_IMPACT	1 LIMP0 Assertion
		POR
	FCCU2_FS0B_IMPACT	Configure FCCU2 impact on FS0B
		0 No Effect
4		1 FS0B Assertion
		POR
		Configure FCCU2 impact on RSTB
-	FOOLIO POTO IMPACT	0 No Effect
5	FCCU2_RSTB_IMPACT	1 RSTB Assertion
	h /	POR
	0 <	Configure FCCU1 Fault Polarity
0	FOOLIA FLT POL	0 Low Level is a Fault
6	FCCU1_FLT_POL	1 High Level is a Fault
		POR
		Configure FCCU2 Fault Polarity
7	FCCU2_FLT_POL	0 Low Level is a Fault
1	FCCU2_FLI_POL	1 High Level is a Fault
		POR
		Configure FCCU12 Fault Polarity
0	ECCUMA FLT DOL	0 FCCU1=0 or FCCU2=1 level is a fault
8	FCCU12_FLT_POL	1 FCCU1=1 or FCCU2=0 level is a fault
		POR
0 to 14	ECCUS ASSIGN	Assign FCCU2 function to an input pin
9 to 11	FCCU2_ASSIGN	000 FCCU2 is disabled

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 167. FS\_I\_FCCU\_CFG register bit description...continued

Bit	Symbol	Description
		001 FCCU2 is assigned to HVIO1
		010 FCCU2 is assigned to HVIO2
		011 FCCU2 is assigned to LVIO3
		100 FCCU2 is assigned to LVIO4
		101 FCCU2 is assigned to LVI5
		110 not used
		111 not used
		POR
		Configure FCCU Monitoring
		000 No monitoring
		001 FCCU1 and FCCU2 inputs monitoring activated by pair (bi-stable protocol)
		010 FCCU1 or FCCU2 single input monitoring activated
12 to 14	FCCU_CFG	011 FCCU1 input monitoring only, FCCU2 input not used
12 10 14	rcco_crg	100 FCCU2 input monitoring only, FCCU1 input not used
		101 FCCU1 or FCCU2 single input PWM monitoring activated
		110 FCCU1 input PWM monitoring only, FCCU2 input level monitoring
		111 FCCU2 input PWM monitoring only, FCCU1 input level monitoring
		POR

## 22.48 FS\_I\_FSSM\_CFG

## Table 168. FS\_I\_FSSM\_CFG register bit allocation

D.1			10		44	40	•	
Bit	15	14	13	12	11	10	9	8
Write	-	EXT_RSTB_DIS	RSTB8S_DIS	RSTB_DUR	LIMP0_SC_ RSTB_IMPACT	EXTRSTB_ FS0B_IMPACT	FS0B_SC_ RSTB_IMPACT	FLT_ERR_ LIMIT
Read	0	EXT_RSTB_DIS	RSTB8S_DIS	RSTB_DUR	LIMP0_SC_ RSTB_IMPACT	EXTRSTB_ FS0B_IMPACT	FS0B_SC_ RSTB_IMPACT	FLT_ERR_ LIMIT
Reset	0	0	OTP fuse	OTP fuse	1	0	1	0
Bit	7	6	5	4	3	2	1	0
Write	FLT_ERR_ LIMIT	FLT_MID_ RSTB_IMPACT	FLT_MID_FS0 B_IMPACT	FLT_MID_ LIMP0_IMPACT	FLT_ERR_CNT		-	
Read	FLT_ERR_ LIMIT	FLT_MID_ RSTB_IMPACT	FLT_MID_FS0 B_IMPACT	FLT_MID_ LIMP0_IMPACT	FLT_ERR_CNT			
Reset	1	1	1	1	0	0	0	1

#### Table 169. FS\_I\_FSSM\_CFG register bit description

Bit	Symbol	Description
	,0 ~	Reflect the value of the Fault Error Counter
		0000 0
		0001 1
		0010 2
0 to 3	FLT_ERR_CNT	0011 3
		0100 4
		0101 5
		0110 6
		0111 7

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 169. FS\_I\_FSSM\_CFG register bit description...continued

Bit	Symbol	Description
		1000 8
		1001 9
		1010 10
		1011 11
		1100 12
		1101 12
		1110 12
		1111 12
		POR
		Configure LIMP0 reaction when Fault Error Counter ≥ intermediate value
		0 No action
4	FLT_MID_LIMP0_IMPACT	1 LIMP0 assertion
		POR
		Configure FS0B reaction when Fault Error Counter ≥ intermediate value
		0 No action
5	FLT_MID_FS0B_IMPACT	1 FS0B assertion
		POR
		Configure RSTB reaction when Fault Error Counter ≥ intermediate value
		0 No action
6	FLT_MID_RSTB_IMPACT	1 RSTB assertion
		POR
		Configure the Fault Error Counter max value
	FLT_ERR_LIMIT	00 Max Value = 2
		01 Max Value = 6
7 to 8		
		10 Max Value = 8
		11 Max Value = 12
		POR
		Configure RSTB reaction when FS0B is detected shorted to high
9	FS0B_SC_RSTB_IMPACT	0 No action
		1 RSTB assertion
		POR
		Configure FS0B reaction when external reset is detected
10	EXTRSTB_FS0B_IMPACT	0 No action
	- 0	1 FS0B assertion
		POR
	4	Configure RSTB reaction when LIMP0 is detected shorted to high
11	LIMP0_SC_RSTB_IMPACT	0 No action
		1 LIMP0 assertion
	2	POR
	7 ()	Configure RSTB pulse duration
12	RSTB_DUR	0 10 ms
12	1/019_001/	1 1 ms
		OTP Fuse load
10	DOTROG DIO	Disable the RSTB low 8s timer
13	RSTB8S_DIS	0 RSTB low 8s timer is enabled

Table 169. FS\_I\_FSSM\_CFG register bit description...continued

Bit	Symbol	Description
		1 RSTB low 8s time is disabled
		OTP Fuse load
		Disable the external RSTB monitoring in Normal mode (except RSTB8s time out)
14	EXT RSTB DIS	0 External RSTB monitoring is enabled
14	EXI_KSIB_DIS	1 External RSTB monitoring is disabled
		POR

### 22.49 FS\_I\_WD\_CFG

### Table 170. FS\_I\_WD\_CFG register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	WD_RSTB_ IMPACT	WD_FS0 B_IMPACT	WD_LIMP0_ IMPACT	WD_DIS_ LPON	WD_RF	R_LIMIT	WD_ERR_ LIMIT
Read	0	WD_RSTB_ IMPACT	WD_FS0 B_IMPACT	WD_LIMP0_ IMPACT	WD_DIS_ LPON	WD_RF	R_LIMIT	WD_ERR_ LIMIT
Reset	0	1	1 4	1	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	WD_ERR_LIMIT	-		- 7	<u> </u>	V-	-	-
Read	WD_ERR_LIMIT	WD_RFR_CNT						
Reset	1	0	0	0	0	0	0	0

Table 171. FS\_I\_WD\_CFG register bit description

Bit	Symbol	Description
		Reflect the value of the Watchdog Error Counter
		0000 0
		0001 1
		0010 2
		0011 3
0 to 3	WD_ERR_CNT	0100 4
		0101 5
		0110 6
		0111 7
		1000 8
		POR
		Reflect the value of the Watchdog Refresh Counter
		000 0
		001 1
		010 2
		011 3
4 to 6	WD_RFR_CNT	100 4
		101 5
		110 6
		111 6
		POR
7 to 8	WD_ERR_LIMIT	Configure the Watchdog Error Counter Limit

FS23 data sheet

Table 171. FS\_I\_WD\_CFG register bit description...continued

Bit	Symbol	Description
		00 8
		01 6
		10 4
		11 2
		POR
		Configure the Watchdog Refresh Counter Limit
		00 6
0.4- 40	WD DED LIMIT	01 4
9 to 10	WD_RFR_LIMIT	10 2
		11 1
		POR
	WD_DIS_LPON	Automatically disable the Watchdog in LPON mode (when GO2LPON)
11		0 WD stays enabled in LPON
''		1 WD is disabled in LPON
		POR
		Configure Watchdog error impact on LIMP0
12	M/D LIMBO IMPACT	0 No Effect
12	WD_LIMP0_IMPACT	1 LIMP0 Assertion
		POR
		Configure Watchdog error impact on FS0B
13	WD_FS0B_IMPACT	0 No Effect
13	WD_FS0B_IMPACT	1 FS0B Assertion
		POR
		Configure Watchdog error impact on RSTB
14	WD_RSTB_IMPACT	0 No Effect
14	WD_R3TB_IWFACT	1 RSTB Assertion
		POR

# 22.50 FS\_WDW\_CFG

Table 172. FS\_WDW\_CFG register bit allocation

Table 172. 1 3_WDW_C1 G register bit anocation								
Bit	15	14	13	12	11	10	9	8
Write	-8	7	0	7	WDW_ REC_EN	WDW_EN	-	WDW_ PERIOD
Read	0	0	0	0	WDW_ REC_EN	WDW_EN	0	WDW_ PERIOD
Reset	0	0	0	0	0	0	0	1
Bit	7	6	5	4	3	2	1	0
Write	WDW_PERIOD			-		WDW_RE	COVERY	
Read	W	/DW_PERIO		0	WDW_RECOVERY			
Reset	1	0	1	0	1	0	1	1

Table 173. FS\_WDW\_CFG register bit description

Bit	Symbol	Description
		Configure the Watchdog Window Recovery period
		0000 INFINITE Time Out, Window fully opened
		0001 1 ms
		0010 2 ms
		0011 3 ms
		0100 4 ms
		0101 6 ms
		0110 8 ms
0 to 3	WDW BECOVERY	0111 12 ms
0 10 3	WDW_RECOVERY	1000 16 ms
		1001 24 ms
		1010 32 ms
		1011 64 ms (default value)
		1100 128 ms
		1101 256 ms
		1110 512 ms
		1111 1024 ms
		POR
		Configure the Watchdog Window period
		0000 INFINITE Time Out, Window fully opened
		0001 1 ms
		0010 2 ms
		0011 3 ms
		0100 4 ms
		0101 6 ms
		0110 8 ms
5 to 0	WDW BEBIOD	0111 12 ms
5 to 8	WDW_PERIOD	1000 16 ms
	$\Delta'$	1001 24 ms
	.0 0	1010 32 ms
		1011 256 ms (default value)
	7	1100 128 ms
		1101 256 ms
		1110 512 ms
		1111 1024 ms
		POR, WD_DISABLE

Table 173. FS\_WDW\_CFG register bit description...continued

Bit	Symbol	Description
		Enable the Watchdog Window
10	WDW_EN	0 Watchdog Window is disabled (Watchdog Time out)
10		1 Watchdog Window is enabled (Watchdog Window 50%)
		POR, WD_2 to WD_1 FSM transition, WD_0
		Enable the Watchdog Recovery when FCCU fault is detected
44	MDM DEC EN	0 Watchdog recovery is disabled
11	WDW_REC_EN	1 Watchdog recovery is enabled
		POR

# 22.51 FS\_WD\_TOKEN

Table 174. FS\_WD\_TOKEN register bit allocation

Table 11 il 1 5_115_1 ortali 10glotti ilit timottation								
Bit	15	14	13	12	11	10	9	8
Write		WD_TOKEN						
Read		WD_TOKEN						
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write		WD_TOKEN						
Read		WD_TOKEN						
Reset	0	0	0	0	0	0	0	0

Table 175. FS\_WD\_TOKEN register bit description

Bit	Symbol	Description
	7	Read Watchdog Token code
0 to 15	WD_TOKEN	0x5AB2 (default value) or 0xD564
		Reset on Power on Reset (POR)

## 22.52 FS\_WD\_ANSWER

Table 176. FS WD ANSWER register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	30	WD_ANSWER						
Read	67	WD_ANSWER						
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write		WD_ANSWER						
Read		WD_ANSWER						
Reset	0	0	0	0	0	0	0	0

Table 177. FS\_WD\_ANSWER register bit description

		9					
Bit	Symbol	Description					
		Read or Write WD Answer					
0 to 15	WD_ANSWER	WD_TOKEN[15:0]					
		Reset on Power on Reset (POR)					

# 22.53 FS\_LIMP12\_CFG

#### Table 178. FS LIMP12 CFG register bit allocation

		•				/		
Bit	15	14	13	12	11	10	9	8
Write	-	-	-	-	-	۸ -	73	LIMP2_DC_CFG
Read	0	0	0	0	0	0	0	LIMP2_DC_CFG
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	LIMP2_DC_CFG	LIMP2	2_CFG	LIMP2_REQ	-	LIMP1	_CFG	LIMP1_REQ
Read	LIMP2_DC_CFG	LIMP2	2_CFG	0	0	LIMP1	_CFG	0
Reset	0	ОТР	fuse	0	0	OTP	fuse	0

Table 179. FS\_LIMP12\_CFG register bit description

Bit	Symbol	Description
		Request an assertion of LIMP1
	LIMBA DEO	0 No action
0	LIMP1_REQ	1 LIMP1 assertion
		POR, Self-clear
		Select LIMP1 polarity or PWM frequency
		00 PWM frequency = 1.25 Hz with 50 % duty cycle (Default high)
4 +- 0	LIMBA OFO	01 Default High (Active low)
1 to 2	LIMP1_CFG	10 PWM frequency = 1.25 Hz with 50 % duty cycle (Default low)
		11 Default Low (Active high)
	5	OTP Fuse Load
	LIMP2_REQ	Request an assertion of LIMP2
4		0 No action
4		1 LIMP2 assertion
		POR, Self-clear
		Select LIMP2 polarity or PWM frequency
		00 PWM frequency = 100 Hz (Default high)
5 t- 0	LIMPO OFO	01 Default High (Active low)
5 to 6	LIMP2_CFG	10 PWM frequency = 100 Hz (Default low)
		11 Default Low (Active high)
		OTP Fuse Load
		Select LIMP2 PWM duty cycle
		00 PWM duty cycle = 20 %
7 to 0	LIMPS DC CEC	01 PWM duty cycle = 10 %
7 to 8	LIMP2_DC_CFG	10 PWM duty cycle = 5 %
		11 PWM duty cycle = 2.5 %
		POR

# 22.54 FS\_FS0B\_LIMP0\_REL

Table 180. FS\_FS0B\_LIMP0\_REL register bit allocation

Bit	15	14	13	12	11	10	9	8
Write		RELEASE_FS0B_LIMP0						
Read	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write		RELEASE_FS0B_LIMP0						
Read	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0

#### Table 181. FS FS0B LIMP0 REL register bit description

Bit	Symbol	Description
	Write secured 16 bits word to release FS0B and/or LIMP0	
		Write 3'b011,~WD_TOKEN[0:12] to release FS0B
0 to 15	RELEASE_FS0B_LIMP0	Write 3'b110,~WD_TOKEN[3:15] to release LIMP0
		Write 3'b101,~WD_TOKEN[0:6],~WD_TOKEN[10:15] to release both FS0B and LIMP0
		Reset on Power on Reset (POR)

## 22.55 FS\_ABIST

## Table 182. FS\_ABIST register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	LAUNCH_ABIST	CLEAR_ABIST	-		-	-	-
Read	ABIST_READY	0	0	ABIST_DONE	ABIST_ ONGOING	ABIST_V0 MON_DIAG	ABIST_V1 UVLP_DIAG	ABIST_V1 MON_DIAG
Reset	0	0 7	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-	Q- /	ABIST_V0MON	ABIST_ V1UVLP	ABIST_V1MON	ABIST_V2MON	ABIST_V3MON
Read	ABIST_V2 MON_DIAG	ABIST_V3 MON_DIAG	0	ABIST_V0MON	ABIST_ V1UVLP	ABIST_V1MON	ABIST_V2MON	ABIST_V3MON
Reset	0	0	0	0	0	0	0	0

## Table 183. FS\_ABIST register bit description

Bit	Symbol	Description
		Request ABIST on V3MON
0	ADIOT MOMONI	0 No ABIST
0	ABIST_V3MON	1 ABIST on V3MON Requested
		POR
		Request ABIST on V2MON
4	ADIOT MOMONI	0 No ABIST
1	ABIST_V2MON	1 ABIST on V2MON Requested
		POR
2	ABIST_V1MON	Request ABIST on V1MON

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 183. FS\_ABIST register bit description...continued

it	Symbol	Description
		0 No ABIST
		1 ABIST on V1MON Requested
		POR
		Request ABIST on V1UVLP
_	ADIOT VALIVI D	0 No ABIST
3	ABIST_V1UVLP	1 ABIST on V1UVLP Requested
		POR
		Request ABIST on VMON_EXT
	ADIOT VOMONI	0 No ABIST
4	ABIST_V0MON	1 ABIST on VMON_EXT Requested
		POR
		Report ABIST status on V3MON
		0 ABIST not executed on V3MON or fail on V3MON
6	ABIST_V3MON_DIAG	1 V3MON ABIST PASS
		POR / Clear on Write / LAUNCH_ABIST
		Report ABIST status on V2MON
		0 ABIST not executed on V2MON or fail on V2MON
7	ABIST_V2MON_DIAG	1 V2MON ABIST PASS
		POR / CLEAR_ABIST
	ABIST_V1MON_DIAG	Report ABIST status on V1MON
		0 ABIST not executed on V1MON or fail on V1MON
8		1 V1MON ABIST PASS
		POR / CLEAR_ABIST
		Report ABIST status on V1UVLP
		0 ABIST not executed on V1UVLP or fail on V1UVLP
9	ABIST_V1UVLP_DIAG	1 V1UVLP ABIST PASS
		POR / CLEAR_ABIST
	0	Report ABIST status on V0MON
		0 ABIST not executed on V0MON or fail on V0MON
10	ABIST_V0MON_DIAG	1 VOMON ABIST PASS
		POR / CLEAR_ABIST
		Report ABIST On going status
		0 No ABIST on going
11	ABIST_ONGOING	1 ABIST on going
		POR
		Diagnostic of ABIST on Demand
		0 ABIST not executed
12	ABIST_DONE	1 ABIST executed
		POR / CLEAR_ABIST
	7	Clear ABIST flags
		0 No action
13	CLEAR_ABIST	
		1 Clear ABIST flags (ABIST_DONE, ABIST_VxMON_DIAG, ABIST_V1UVLP_DIAG)
		POR
14	LAUNCH_ABIST	Launch ABIST on selected VMON

Table 183. FS\_ABIST register bit description...continued

Bit	Symbol	Description				
		1 Launch ABIST				
		POR				
		Report ABIST Ready for launch				
15	ADICT DEADY	0 ABIST not ready for launch				
15	ABIST_READY	1 ABIST ready for launch				
		POR				

### 22.56 FS\_SAFETY\_OUTPUTS

#### Table 184. FS\_SAFETY\_OUTPUTS register bit allocation

Bit	15	14	13	12	11	10	9	8
Write	-	-	-	-	-	<b>-</b>	RSTB_REQ	-
Read	0	RSTB_EXT	RSTB_EVT	RSTB_DRV	RSTB_SNS	RSTB_DIAG	0	FS0B_DRV
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	-	-	FS0B_REQ		- 7		-	LIMP0_REQ
Read	FS0B_SNS	FS0B_DIAG	0	0	LIMP0_DRV	LIMP0_SNS	LIMP0_DIAG	0
Reset	0	0	0	0	0	0	0	0

Table 185. FS\_SAFETY\_OUTPUTS register bit description

Bit	Symbol	Description
		Request an assertion of LIMP0
0	LIMBO BEO	0 No action
U	LIMP0_REQ	1 LIMP0 assertion
		POR, Self-clear
		Report a LIMP0 short to HIGH
1	LIMPO DIAC	0 No Failure
ı	LIMP0_DIAG	1 Short to High detected
		POR, or clear on Write(write '1')
	LIMP0_SNS	Sense LIMP0 pad
2		0 LIMP0 pad is sensed low
2		1 LIMP0 pad is sensed High
		Real-time information
		Report the digital command of LIMP0 driver
3	LIMBO DDV	0 LIMP0 Driver command sensed Low
3	LIMP0_DRV	1 LIMP0 Driver command sensed High
		Real-time information
<u> </u>		Request an assertion of FS0B
5	FS0B_REQ	0 No action
5	F30B_REQ	1 FS0B assertion
		POR, Self-clear
		Report a FS0B short to HIGH
6	FS0B_DIAG	0 No Failure
		1 FS0B short to High detected

Table 185. FS\_SAFETY\_OUTPUTS register bit description...continued

Bit	Symbol	Description
		POR, or clear on Write(write '1')
		Sense FS0B pad
7	FS0B_SNS	0 FS0B pad sensed low
,	1 005_010	1 FS0B pad sensed High
		Real-time information
		Report the digital command of FS0B driver
8	ESOB DEV	0 FS0B Driver command sensed Low
0	FS0B_DRV	1 FS0B Driver command sensed High
		Real-time information
		Request an assertion of Reset
0	DOTE DEO	0 No action
9	RSTB_REQ	1 RSTB assertion (pulse)
		POR, Self-clear
	RSTB_DIAG	Report a Reset short to HIGH
40		0 No Failure
10		1 Short to High detected
		POR, or clear on Write(write '1')
	RSTB_SNS	Sense RSTB pad
44		0 RSTB pad is sensed low
11		1 RSTB pad is sensed High
		Real-time information
		Report the digital command of RSTB driver
40	DOTE DOV	0 RSTB Driver command sensed Low
12	RSTB_DRV	1 RSTB Driver command sensed High
		Real-time information
		Report a RSTB Event generated by FS23
40	DOTE FVT	0 No RSTB event
13	RSTB_EVT	1 RSTB event Occurred
		POR, or clear on Write(write '1')
		Report a RSTB pin assertion
4.4	DOTE TYT	0 No RSTB pin assertion
14	RSTB_EXT	1 RSTB pin assertion Occurred
	71	POR, or clear on Write(write '1')

# 22.57 FS\_SAFETY\_FLG

Table 186. FS\_SAFETY\_FLG register bit allocation

Table 10	O. FS_SAFEII_F	LG register bi	anocation					
Bit	15	14	13	12	11	10	9	8
Write	Q	9 - 2	Ç- )	INIT_CRC_ NOK_M	-	WD_NOK_M	-	-
Read	FCCU12_ERR_S	FCCU1_ERR_S	FCCU2_ERR_S	INIT_CRC_ NOK_M	INIT_CRC_ NOK_I	WD_NOK_M	WD_NOK_I	0
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Write	FCCU12_M	FCCU1_M	FCCU2_M	-	-	-	-	-
Read	FCCU12_M	FCCU1_M	FCCU2_M	FCCU12_I	FCCU1_I	FCCU2_I	FCCU1_S	FCCU2_S

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

Table 186. FS\_SAFETY\_FLG register bit allocation...continued

Bit	15	14	13	12	11	10	9	8
Reset	0	0	0	0	0	0	0	0

Table 187. FS\_SAFETY\_FLG register bit description

Bit	Symbol	Description
		Sense FCCU2 pin state
0	50010.0	0 FCCU2 is Low
U	FCCU2_S	1 FCCU2 is High
		Real-time information
		Sense FCCU1 pin state
4	F00114 6	0 FCCU1 is Low
1	FCCU1_S	1 FCCU1 is High
		Real-time information
		Report FCCU2 input error
0	E00110 1	0 No error
2	FCCU2_I	1 FCCU2 error reported
		POR, or clear on Write(write '1')
		Report FCCU1 input error
	500114	0 No error
3	FCCU1_I	1 FCCU1 error reported
		POR, or clear on Write(write '1')
	FCCU12_I	Report FCCU12 input error
		0 No error
4		1 FCCU12 error reported
		POR, or clear on Write(write '1')
		Inhibit FCCU2 Interrupt
		0 Interrupt is Not Inhibited
5	FCCU2_M	1 Interrupt is Inhibited
		POR
		Inhibit FCCU1 Interrupt
		0 Interrupt is Not Inhibited
6	FCCU1_M	1 Interrupt is Inhibited
	. 0	POR
		Inhibit FCCU12 Interrupt
_		0 Interrupt is Not Inhibited
7	FCCU12_M	1 Interrupt is Inhibited
		POR
		Report a Watchdog Refresh error
0	WID NOW I	0 WD refresh OK
9	WD_NOK_I	1 WD refresh not OK
		POR, or clear on Write (write '1')
		Mask Watchdog Not OK Refresh Interrupt
40	IMP NOW	0 Interrupt is Not Inhibited
10	WD_NOK_M	1 Interrupt is Inhibited
		POR

Table 187. FS\_SAFETY\_FLG register bit description...continued

Bit	Symbol	Description
		Report an INIT Register CRC error
11	INIT_CRC_NOK_I	0 No error detected
11		1 INIT registers CRC error detected
		POR, or clear on Write(write '1')
		Mask CRC Not OK Interrupt
12	INIT_CRC_NOK_M	0 Interrupt is Not Inhibited
12		1 Interrupt is Inhibited
		POR
	FCCU2_ERR_S	Report real-time FCCU2 error (generated by MCU)
13		0 No error
13		1 Real-time error detected
		Real-time information
		Report real-time FCCU1 error (generated by MCU)
14	ECCUI EDD S	0 No error
14	FCCU1_ERR_S	1 Real-time error detected
		Real-time information
		Report real-time FCCU12 error (generated by MCU)
15	FCCU12_ERR_S	0 No error
15	FCCU12_ERR_S	1 Real-time error detected
		Real-time information

# 22.58 FS\_CRC

Table 188. FS\_CRC register bit allocation

Bit	15	14	13	12	11	10	9	8				
Write	-	INIT_ CRC_REQ	7 - (	7		INIT_CRC_ FS0B_IMPACT	INIT_CRC_ LIMP0_IMPACT	-				
Read	0	0	0	0	0	INIT_CRC_ FS0B_IMPACT	INIT_CRC_ LIMP0_IMPACT	0				
Reset	0	0	0	0	0	0	0	0				
Bit	7	6	5	4	3	2	1	0				
Write		CRC_VALUE										
Read		CRC_VALUE										
Reset	0	0	0	0	0	0	0	0				

Table 189. FS CRC register bit description

Bit	Symbol	Description				
		INIT registers CRC value calculated by the MCU (CRC check every 5 ms in NORMAL mode only)				
0 to 7	CRC_VALUE	CRC_VALUE[7:0]				
		Reset on Power on Reset (POR)				
		Configure CRC impact on LIMP0				
	INUT ODO LIMBO IMPACT	0 No Effect				
9	INIT_CRC_LIMP0_IMPACT	1 LIMP0 Assertion				
		Reset on Power on Reset (POR)				
10	INIT_CRC_FS0B_IMPACT	Configure CRC impact on FS0B				

FS23 data sheet

Table 189. FS\_CRC register bit description...continued

Bit	Symbol	Description				
		0 No Effect				
		1 FS0B Assertion				
		Reset on Power on Reset (POR)				
		Request INIT CRC computation in INIT phase				
4.4	INIT ODG DEG	0 No Effect				
14	INIT_CRC_REQ	1 Computation of the INIT CRC starts				
		Reset on Power on Reset (POR)				

NXP Semiconductors FS23 data sheet

Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

# 23 OTP register mapping

Table 190. OTP Register mapping

Davidos.	#	Address							Reference
Register		Adr_6	Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0	Reference
OTP_DEVICE_VER	0	0	0	1	1	A 1 P	0	0	Section 24.1
OTP_DEVICE_VER1	1	0	0	1	1	1	0	1	Section 24.2
OTP_PROG_ID	2	0	0	1	1	0 1	1	0	Section 24.3
OTP_V1_CFG1	3	0	0	1	1	1 ()	1	1	Section 24.4
OTP_V1_CFG2	4	0	1	0	0	0	0	0	Section 24.5
OTP_V1_CFG3	5	0	1	0	0	0	0	1	Section 24.6
OTP_V1_CFG4	6	0	1	0	0	0	1	0	Section 24.7
OTP_V1_CFG5	7	0	1	0	0	0	1	1	Section 24.8
OTP_V1_CFG6	8	0	1	0	0	4	0	0	Section 24.9
OTP_V1_CFG7	9	0	1	0	0	1	0	1	Section 24.10
OTP_V1_CFG8	10	0	1	0	0	1	1	0	<u>Section 24.11</u>
OTP_V1_CFG9	11	0	1	0	0	7 1	1	1	Section 24.12
OTP_V2_CFG	12	0	1	0	1	0	0	0	Section 24.13
OTP_V3_CFG	13	0	1	0	1 0	0	0	1	<u>Section 24.14</u>
OTP_HVIO_CFG1	14	0	1	0	1	0	1	0	<u>Section 24.15</u>
OTP_HVIO_CFG2	15	0	1	0	1	0	1	1	Section 24.16
OTP_LVIO_CFG1	16	0	1	0	1	1	0	0	Section 24.17
OTP_LVIO_CFG2	17	0	1	0	1	1	0	1	Section 24.18
OTP_IO_OUT_SEL_CFG	18	0	1	0	1,	1	1	0	Section 24.19
OTP_MAIN_SYS_I2C_CFG	19	0	1 (	0	1	1	1	1	Section 24.20
OTP_FS_SYS_CFG	20	0	1	1 4	0	0	0	0	Section 24.21
OTP_OVUV_CFG1	21	0	1	1	0	0	0	1	Section 24.22
OTP_OVUV_CFG2	22	0	1	1 1	0	0	1	0	Section 24.23
OTP_OVUV_CFG3	23	0	1	1	0	0	1	1	Section 24.24
OTP_OVUV_CFG4	24	0	1	1/	0	1	0	0	Section 24.25
OTP_UV_DGLT_CFG	25	0	1	1	0	1	0	1	Section 24.26
OTP_LIMP_OV_DGLT_CFG	26	0	1	1	0	1	1	0	Section 24.27
OTP_RSTB_IMPACT_CFG	27	0	1	1 1	0	1	1	1	Section 24.28

NXP Semiconductors FS23 data sheet

### Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

Table 191. OTP register map content

Orange = HVBUCK version only. Green = HVLDO version only

Register	Address	Default	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
OTP_DEVICE_VER	0x1C	0x00	KEY_OFFON_EN_OTP	CAN_EN_OTP	LIN_EN_OTP	LDTIM_EN_OTP	HSD13_EN_OTP	HSD24_EN_OTP	V2_EN_OTP	V1_PNP_EN_OTP
OTP_DEVICE_VER1	0x1D	0x00	RSTB_DUR_OTP	ABIST_EN_OTP	FCCU_EN_OTP	FS0B_EN_OTP	LIMP0_EN_OTP	V0MON_EN_OTP	Reserved	Reserved
OTP_PROG_ID	0x1E	0x00	PROG_IDH_OTP[3]	PROG_IDH_OTP[2]	PROG_IDH_OTP[1]	PROG_IDH_OTP[0]	PROG_IDL_OTP[3]	PROG_IDL_OTP[2]	PROG_IDL_OTP[1]	PROG_IDL_OTP[0]
OTP_V1_CFG1	0X1F	0x00	Reserved	BUCK_ SRHSON_OTP[2]	BUCK_ SRHSON_OTP[1]	BUCK_ SRHSON_OTP[0]	BUCK_ SRHSOFF_OTP[1]	BUCK_ SRHSOFF_OTP[0]	BUCK_SS_OTP[1]	BUCK_SS_OTP[0]
OTP_V1_CFG2	0x20	0x00	Reserved	Reserved	BUCK_CLK_OTP	BUCK_RCOMP_OTP[2]	BUCK_RCOMP_OTP[1]	BUCK_RCOMP_OTP[0]	BUCK_CCOMP_OTP[1]	BUCK_CCOMP_OTP[0]
OTP_V1_CFG3	0x21	0x00	Reserved	V1_OCLS_EN_OTP	BUCK_SC_OTP[5]	BUCK_SC_OTP[4]	BUCK_SC_OTP[3]	BUCK_SC_OTP[2]	BUCK_SC_OTP[1]	BUCK_SC_OTP[0]
OTP_V1_CFG4	0x22	0x00	Reserved	BUCK_PK_OC_ PFM_OTP[2]	BUCK_PK_OC_ PFM_OTP[1]	BUCK_PK_OC_ PFM_OTP[0]	BUCK_PFM_ TOFF_OTP[1]	BUCK_PFM_ TOFF_OTP[0]	BUCK_PFM_ TON_OTP[1]	BUCK_PFM_ TON_OTP[0]
OTP_V1_CFG5	0x23	0x00	BUCK_LP_ DVS_OTP{1]	BUCK_LP_ DVS_OTP{0]	BUCK_PK_OC_ PWM_OTP[2]	BUCK_PK_OC_ PWM_OTP[1]	BUCK_PK_OC_ PWM_OTP[0]	BUCK_AVG_OC_ PWM_OTP[2]	BUCK_AVG_OC_ PWM_OTP[1]	BUCK_AVG_OC_ PWM_OTP[0]
OTP_V1_CFG6	0x24	0x00	Reserved	Reserved	BUCK_LDO_ SET_OTP[1]	BUCK_LDO_ SET_OTP[0]	Reserved	Reserved	Reserved	Reserved
OTP_V1_CFG7	0x25	0x00	VV1_BUCK_ RANGE_OTP	VV1_BUCK_OTP[6]	VV1_BUCK_OTP[5]	VV1_BUCK_OTP[4]	VV1_BUCK_OTP[3]	VV1_BUCK_OTP[2]	VV1_BUCK_OTP[1]	VV1_BUCK_OTP[0]
OTP_V1_CFG8	0x26	0x00	Reserved	VV1_LP_BUCK_OTP[6]	VV1_LP_BUCK_OTP[5]	VV1_LP_BUCK_OTP[4]	VV1_LP_BUCK_OTP[3]	VV1_LP_BUCK_OTP[2]	VV1_LP_BUCK_OTP[1]	VV1_LP_BUCK_OTP[0]
OTP_V1_CFG9	0x27	0x00	VBOS2V1_SW_ ALWAYS_EN_OTP	V1MON_OTP	CONF_OV_V1_OTP	CONF_TSD_V1_OTP	CONF_OC_V1_OTP	VV1_LDO_OTP	CONF_OC_ TO_V1_OTP	VBOS2V1_SW_ LP_EN_OTP
OTP_V2_CFG	0x28	0x00	Reserved	V2MON_OTP	CONF_OV_V2_OTP	CONF_TSD_V2_OTP	CONF_OC_V2_OTP	VV2_OTP	V2_SLOT_OTP[1]	V2_SLOT_OTP[0]
OTP_V3_CFG	0x29	0x00	Reserved	V3MON_OTP	CONF_OV_V3_OTP	CONF_TSD_V3_OTP	CONF_OC_V3_OTP	VV3_OTP	V3_SLOT_OTP[1]	V3_SLOT_OTP[0]
OTP_HVIO_CFG1	0X2A	0x00	WK1PUPD_OTP[1]	WK1PUPD_OTP[0]	WK2PUPD_OTP[1]	WK2PUPD_OTP[0]	HVIO1_SLOT_OTP[1]	HVIO1_SLOT_OTP[0]	HVIO2_SLOT_OTP[1]	HVIO2_SLOT_OTP[0]
OTP_HVIO_CFG2	0X2B	0x00	HVIO1_OUT_EN_OTP	HVIO1_OUT_ DFLT_OTP	HVIO1PUPD_OTP[1]	HVIO1PUPD_OTP[0]	HVIO2_OUT_EN_OTP	HVIO2_OUT_ DFLT_OTP	HVIO2PUPD_OTP[1]	HVIO2PUPD_OTP[0]
OTP_LVIO_CFG1	0X2C	0x00	LVIO4_OUT_DFT_OTP	LVIO3_OUT_DFT_OTP	LVIO3PUPD_OTP[1]	LVIO3PUPD_OTP[0]	LVIO3_LS_EN_OTP	LVIO3_HS_EN_OTP	LVIO3_SLOT_OTP[1]	LVIO3_SLOT_OTP[0]
OTP_LVIO_CFG2	0X2D	0x00	LVI5PUPD_OTP[1]	LVI5PUPD_OTP[0]	LVIO4PUPD_OTP[1]	LVIO4PUPD_OTP[0]	LVIO4_LS_EN_OTP	LVIO4_HS_EN_OTP	LVIO4_SLOT_OTP[1]	LVIO4_SLOT_OTP[0]
OTP_IO_OUT_SEL_CFG	0X2E	0x00	Reserved	Reserved	HS3_SEL_OTP	HS1_SEL_OTP	LVO4_SEL_OTP	LVO3_SEL_OTP	HVO2_SEL_OTP	HVO1_SEL_OTP
OTP_MAIN_SYS_I2C_CFG	0X2F	0x00	MOD_CONF_OTP	MOD_EN_OTP	SLOT_BYP_OTP	SPI_EN_OTP	I2CDEVADDR_OTP[3]	I2CDEVADDR_OTP[2]	I2CDEVADDR_OTP[1]	I2CDEVADDR_OTP[0]
OTP_FS_SYS_CFG	0x30	0x00	Reserved	Reserved	INIT_CRC_DIS_OTP	FS_LPOFF_OTP	FS_DUR_CFG_OTP	WD_INF_OTP	RSTB8S_DIS_OTP	FIRST_FAULT_ EN_OTP
OTP_OVUV_CFG1	0x31	0x00	V1MON_UVTH_OTP[3]	V1MON_UVTH_OTP[2]	V1MON_UVTH_OTP[1]	V1MON_UVTH_OTP[0]	V1MON_OVTH_OTP[3]	V1MON_OVTH_OTP[2]	V1MON_OVTH_OTP[1]	V1MON_OVTH_OTP[0]
OTP_OVUV_CFG2	0x32	0x00	V2MON_UVTH_OTP[3]	V2MON_UVTH_OTP[2]	V2MON_UVTH_OTP[1]	V2MON_UVTH_OTP[0]	V2MON_OVTH_OTP[3]	V2MON_OVTH_OTP[2]	V2MON_OVTH_OTP[1]	V2MON_OVTH_OTP[0]
OTP_OVUV_CFG3	0x33	0x00	V3MON_UVTH_OTP[3]	V3MON_UVTH_OTP[2]	V3MON_UVTH_OTP[1]	V3MON_UVTH_OTP[0]	V3MON_OVTH_OTP[3]	V3MON_OVTH_OTP[2]	V3MON_OVTH_OTP[1]	V3MON_OVTH_OTP[0]
OTP_OVUV_CFG4	0x34	0x00	V0MON_UVTH_OTP[3]	V0MON_UVTH_OTP[2]	V0MON_UVTH_OTP[1]	V0MON_UVTH_OTP[0]	V0MON_OVTH_OTP[3]	V0MON_OVTH_OTP[2]	V0MON_OVTH_OTP[1]	V0MON_OVTH_OTP[0]
OTP_UV_DGLT_CFG	0x35	0x00	V0MON_ UVDGLT_OTP[1]	V0MON_ UVDGLT_OTP[0]	V1MON_ UVDGLT_OTP[1]	V1MON_ UVDGLT_OTP[0]	V2MON_ UVDGLT_OTP[1]	V2MON_ UVDGLT_OTP[0]	V3MON_ UVDGLT_OTP[1]	V3MON_ UVDGLT_OTP[0]
OTP_LIMP_OV_DGLT_CFG	0x36	0x00	LIMP2_CFG_OTP[1]	LIMP2_CFG_OTP[0]	LIMP1_CFG_OTP[1]	LIMP1_CFG_OTP[0]	V0MON_OVDGLT_OTP	V1MON_OVDGLT_OTP	V2MON_OVDGLT_OTP	V3MON_OVDGLT_OTP
OTP_RSTB_IMPACT_CFG	0x37	0x00	V0UV_RSTB_ IMPACT_OTP	V0OV_RSTB_ IMPACT_OTP	V1UV_RSTB_ IMPACT_OTP	V10V_RSTB_ IMPACT_OTP	V2UV_RSTB_ IMPACT_OTP	V2OV_RSTB_ IMPACT_OTP	V3UV_RSTB_ IMPACT_OTP	V3OV_RSTB_ IMPACT_OTP

# 24 OTP register description

### 24.1 OTP\_DEVICE\_VER

Table 192. OTP\_DEVICE\_VER register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	KEY_	CAN EN	LIN EN	LDTIM	HSD13	HSD24	V2 EN	V1 PNP
Read	OFFON_ EN_OTP	OTP _	OTP _	EN_OTP	EN_OTP	EN_OTP	OTP _	EN_OTP
Reset	0	0	0	0	0	0	0	0

Table 193. OTP\_DEVICE\_VER register bit description

Bit	Symbol	Description
		Enable V1 PNP mode
0	V/1 DND EN OTD	0 V1 PNP mode is disabled
0	V1_PNP_EN_OTP	1 V1 PNP mode is enabled
		Reset on power-on reset
		Enable V2 regulator
1	V2_EN_OTP	0 V2 is disabled
'	V2_EN_OTP	1 V2 is enabled
		Reset on power-on reset
		Enable HS2 and HS4
2	HSD24_EN_OTP	0 HS2 and HS4 are disabled
2		1 HS2 and HS4 are enabled
		Reset on power-on reset
		Enable HS1 and HS3
3	HCD12 EN OTB	0 HS1 and HS3 are disabled
3	HSD13_EN_OTP	1 HS1 and HS3 are enabled
		Reset on power-on reset
		Enable the Long Duration Timer
4	LDTIM_EN_OTP	0 LDT is disabled
4	LDTIM_EN_OTP	1 LDT is enabled
	,0 =	Reset on power-on reset
		Enable LIN transceiver
5	LIN_EN_OTP	0 LIN is disabled
3	LIN_EIN_OTF	1 LIN is enabled
		Reset on power-on reset

Table 193. OTP\_DEVICE\_VER register bit description...continued

Bit	Symbol	Description
		Enable CAN transceiver
6	CAN EN OTD	0 CAN is disabled by OTP
0	CAN_EN_OTP	1 CAN is enabled by OTP
		Reset on power-on reset
		Enable KEY OFF – KEY ON feature
7	KEY_OFF_	0 Key OFF – Key ON feature is disabled by OTP
,	ON_EN_OTP	1 Key OFF – Key ON feature is enabled by OTP
		Reset on power-on reset

# 24.2 OTP\_DEVICE\_VER1

Table 194. OTP\_DEVICE\_VER1 register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	RSTB_	ABIST_	FCCU_	FS0B_	LIMP0_	V0MON_	Reserved	Reserved
Read	DUR_OTP	EN_OTP	EN_OTP	EN_ OTP	EN_OTP	EN_OTP	reserved	rteserveu
Reset	0	0	0	0	0	0	0	0

Table 195. OTP\_DEVICE\_VER1 register bit description

Bit	Symbol		Description			
		Enable VMON_EXT pin for V0MON monitoring				
2	VOMON EN OTD	0 VMON_EXT pin is disabled				
2	V0MON_EN_OTP	1 VMON_EXT pin is enabled	7			
		Reset on power-on reset	5*			
		Enable LIMP0 safety output	/			
2	LIMPO EN OTR	0 LIMP0 is disabled				
3	LIMP0_EN_OTP	1 LIMP0 is enabled				
		Reset on power-on reset				
		Enable FS0B safety output				
4	FS0B EN OTP	0 FS0B is disabled				
4	F30B_EN_OTF	1 FS0B is enabled				
		Reset on power-on reset				
	212	Enable FCCU monitoring				
5	ECCLI EN OTD	0 FCCU monitoring is disabled				
3	FCCU_EN_OTP	1 FCCU monitoring is enabled				
		Reset on power-on reset				

Table 195. OTP\_DEVICE\_VER1 register bit description...continued

Bit	Symbol	Description
		Enable ABIST checks
6	ABIST_EN_OTP	0 ABIST is disabled
0	ADIST_EN_OTF	1 ABIST is enabled
		Reset on power-on reset
		Configure RSTB pulse duration
7	DOTE DUE OTE	0 10 ms
/	RSTB_DUR_OTP	1 1 ms
		Reset on power-on reset

# 24.3 OTP\_PROG\_ID

Table 196. OTP\_PROG\_ID register bit allocation

Bit	7	6	5	4	3	2	1	0	
Write		DDOG II	DH OTD		PROG_IDL_OTP				
Read		PROG_IDH_OTP				FROG_IDL_OTF			
Reset	0	0	0	0	0	0	0	0	

Table 197. OTP\_PROG\_ID register bit description

Bit	Symbol		Description	
		Report the OTP code	y <b>1</b> 0	
		0000 0	8/	
		0001 1		
		0010 2	0	
	1	0011 3	M.	
		0100 4	/	
		0101 5		
		0110 6		
0 +- 0	PROG_	0111 7		
0 to 3	IDL_OTP	1000 8		
		1001 9		
		1010 A		
		1011 B		
	7 ()	1100 C		
		1101 D		
		1110 E		
		1111 F		
		Reset on power-on reset		

Table 197. OTP\_PROG\_ID register bit description...continued

Bit	Symbol	Description
		Report the OTP code
		0000 A
		0001 B
		0010 C
		0011 D
		0100 E
		0101 F
		0110 G
4 4 - 7	PROG_	0111 H
4 to 7	IDH_OTP	1000 J
		1001 K
		1010 L
		1011 M
		1100 N
		1101 P
		1110 Q
		1111 R
		Reset on power-on reset

# 24.4 OTP\_V1\_CFG1

Table 198. OTP\_V1\_CFG1 register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	Reserved	BLIC	K SRHSON	OTP	BUCK SRH	SUEE UID	BUCK_SS_OTP	
Read	Neserveu	Вос	M_SKI ISON_	OIF	DOCK_SKI	3011_011		
Reset	0	0	0	0	0	0	0	0

Table 199. OTP\_V1\_CFG1 register bit description

Bit	Symbol	Description
		Select BUCK soft start ramp
		00 Soft start is 269 μs
0 to 1	BUCK_SS_OTP	01 Soft start is 538 μs
0 10 1	BOCK_33_O1F	10 Soft start is 1077 μs
		11 Soft start is 2150 µs
		Reset on power-on reset
		Select BUCK slew rate when the High Side turns OFF
		00 HS falling slew rate is 20 ns
2 to 3	BUCK_ SRHSOFF_OTP	01 HS falling slew rate is 15 ns
2 10 3		10 HS falling slew rate is 10 ns
		11 HS falling slew rate is 5 ns
		Reset on power-on reset
		Select BUCK slew rate when the High Side turns ON
		000 HS rising slew rate is 20 ns
		001 HS rising slew rate is 20 ns
		010 HS rising slew rate is 15 ns
4 to 6	BUCK_	011 HS rising slew rate is 10 ns
4 10 0	SRHSON_OTP	100 HS rising slew rate is 6.3 ns
		101 HS rising slew rate is 5 ns
		110 HS rising slew rate is 3 ns
		111 HS rising slew rate is 2 ns
		Reset on power-on reset

# 24.5 OTP\_V1\_CFG2

Table 200. OTP\_V1\_CFG2 register bit allocation

Bit	7	6	5	4	3	2	1	0	
Write	Reserved Reserved		Reserved BUCK_		BUCK RCOMP OTP			BUCK CCOMP OTP	
Read	reserved	CLK_O		CLK_OTP		5K_KOOWII _011		BOOK_CCOMI _OTI	
Reset	0	0	0	0	0	0	0	0	

Table 201. OTP\_V1\_CFG2 register bit description

Bit	Symbol	Description
		Select BUCK compensation network capacitor
		00 12 pF
0 to 1	BUCK_	01 23 pF
0 10 1	CCOMP_OTP	10 33.5 pF
		11 44.5 pF
		Reset on power-on reset
		Select BUCK compensation network resistor
		000 1300 kOhms
		001 1137 kOhms
		010 975 kOhms
2 to 4	BUCK_	011 812 kOhms
2 10 4	RCOMP_OTP	100 650 kOhms
		101 512 kOhms
		110 325 kOhms
		111 162 kOhms
		Reset on power-on reset
		Select BUCK switching frequency
5	BLICK CLK OTD	0 Switching frequency is 450 kHz
5	BUCK_CLK_OTP	1 Switching frequency is 2.25 MHz
		Reset on power-on reset

### 24.6 OTP\_V1\_CFG3

Table 202. OTP\_V1\_CFG3 register bit allocation

Bit	7	6	5	4	3	2	1	0			
Write	Reserved	V1_OCLS_		BUCK_SC_OTP							
Read	rteserveu	EN_OTP									
Reset	0	0	0	0	0	0	0	0			

Table 203. OTP\_V1\_CFG3 register bit description

Bit	Symbol	Description					
		Select BUCK slope compensation					
		010111 SC = 3690 mV/ $\mu$ s (recommended when Fsw = 2.25 MHz, LV1_buck = 4.7 $\mu$ H and Vbuck = 3.3 V)					
0 to 5	BUCK_SC_OTP <sup>[1][2]</sup>	011100 SC = 3229 mV/ $\mu$ s (recommended when Fsw = 2.25 MHz, LV1_buck = 4.7 $\mu$ H and Vbuck = 5 V)					
0 10 5	BOCK_3C_OTF	100101 SC = 480 mV/ $\mu$ s (recommended when Fsw = 450 kHz, LV1_buck = 22 $\mu$ H and Vbuck = 3.3 V)					
		101001 SC = 406 mV/ $\mu$ s (recommended when Fsw = 450 kHz, LV1_buck = 22 $\mu$ H and Vbuck = 5 V)					
		Reset on power-on reset					
		Enable BUCK low side over current protection					
	V4 OCLE EN OTE	0 Low side over current protection is disabled					
6	V1_OCLS_EN_OTP	1 Low side over current protection is enabled					
		Reset on power-on reset					

<sup>[1]</sup> These codes are suggested as best fit for the described use cases. In case other values are needed, contact local support.

# 24.7 OTP\_V1\_CFG4

Table 204. OTP\_V1\_CFG4 register bit allocation

Bit	7	6	5	4	3	2	1	0	
Write	Reserved	BLICK	PK OC PFN	4 OTP	BLICK DEM	TOFF OTP	BUCK PFM TON OTP		
Read	Reserved	BOCK	_1 K_00_11 K	//_011	DOCK_I I M	_1011_011	BOCK_ITW	_1011_011	
Reset	0	0	0 0	0	0	0	0	0	

<sup>[2]</sup> The slope compensation values are given for a typical V1\_IN at 13.5 V.

Table 205. OTP\_V1\_CFG4 register bit description

Bit	Symbol	Description
		Select BUCK TON time in PFM
		00 TON time in PFM is 1021 ns (V1 = 5 V, freq = 450 kHz, V1_IN = 12 V)
0 to 1	BUCK_PFM_	01 TON time in PFM is 1272.5 ns (V1 = 5 V, freq = 450 kHz, V1_IN = 12 V)
0 10 1	TON_OTP <sup>1</sup>	10 TON time in PFM is 1632.5 ns (V1 = 5 V, freq = 450 kHz, V1_IN = 12 V)
		11 TON time in PFM is 1772.5 ns (V1 = 5 V, freq = 450 kHz, V1_IN = 12 V)
		Reset on power-on reset
		Select BUCK TOFF time in PFM
		00 TOFF time in PFM is 605 ns (freq = 450 kHz)
2 to 3	BUCK_PFM	01 TOFF time in PFM is 1170 ns (freq = 450 kHz)
2103	TOFF_OTP <sup>[1]</sup>	10 TOFF time in PFM is 1725 ns (freq = 450 kHz)
		11 TOFF time in PFM is 2285 ns (freq = 450 kHz)
		Reset on power-on reset
		Select BUCK peak over current detection threshold in PFM mode
		000 Not used
		001 Not used
		010 Overcurrent (peak) threshold is 400 mA
4 to 6	BUCK_PK_	011 Overcurrent (peak) threshold is 500 mA
4100	OC_PFM_OTP	100 Overcurrent (peak) threshold is 600 mA
		101 Overcurrent (peak) threshold is 700 mA
1		110 Overcurrent (peak) threshold is 800 mA
1		111 Overcurrent (peak) threshold is 900 mA
	7	Reset on power-on reset

<sup>[1]</sup> Values given for indication only. Refer to Application note for detailed description of these parameters.

# 24.8 OTP\_V1\_CFG5

#### Table 206. OTP\_V1\_CFG5 register bit allocation

Bit	7	6	5	4	3	2	1	0	
Write	BUCK LP DVS OTP		BLICK	PK OC PWI	/ OTP	BUCK AVG OC PWM OTP			
Read	BOCK_LF_	_DV3_OTF	DOCK_	_FR_OC_FWI	/I_OTF	BOCK_/	AVG_OC_FW	WI_OTF	
Reset	0	0	0	0	0	0	0	0	

#### Table 207. OTP\_V1\_CFG5 register bit description

Bit	Symbol	Description
		Select BUCK average over current detection threshold in PWM mode
		000 Average overcurrent threshold is 200 mA
		001 Average overcurrent threshold is 300 mA
		010 Average overcurrent threshold is 400 mA
0 to 2	BUCK_AVG_	011 Average overcurrent threshold is 500 mA
0 10 2	OC_PWM_OTP	100 Average overcurrent threshold is 600 mA
		101 Average overcurrent threshold is 700 mA
		110 Not used
		111 Not used
		Reset on power-on reset
		Select BUCK peak over current detection threshold in PWM mode
		000 Not used
		001 Not used
		010 Overcurrent (peak) threshold is 400 mA
3 to 5	BUCK_PK_	011 Overcurrent (peak) threshold is 500 mA
3 10 5	OC_PWM_OTP	100 Overcurrent (peak) threshold is 600 mA
		101 Overcurrent (peak) threshold is 700 mA
	0 ,	110 Overcurrent (peak) threshold is 800 mA
		111 Overcurrent (peak) threshold is 900 mA
	.90	Reset on power-on reset
	A' (C)	Select BUCK DVS ramp rate
	.0 2	00 22.5 mV/μs
C to 7	DUCK LD DVC OTD	01 11.25 mV/µs
6 to 7	BUCK_LP_DVS_OTP	10 5.625 mV/μs
		11 2.8125 mV/µs
		Reset on power-on reset

# 24.9 OTP\_V1\_CFG6

Table 208. OTP\_V1\_CFG6 register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	Reserved	Reserved	BLICK I DC	SET OTD	Reserved	Reserved	Reserved	Reserved
Read	Neserveu	Neserveu	BOCK_LDC	BUCK_LDO_SET_OTP		Neserveu	Neserveu	Neserveu
Reset	0	0	0	0	0	0	0	0

Table 209. OTP\_V1\_CFG6 register bit description

Bit	Symbol	Description	
		Select LDO mode detect comparator threshold	
		00 LDO mode detect falling threshold is 5.2 V	
4 4 - 5	BUCK_LDO_	01 LDO mode detect falling threshold is 6.2 V	
4 to 5	SET_OTP	10 LDO mode detect falling threshold is 7.2 V	
		11 LDO mode detect falling threshold is 8.2 V	
		Reset on power-on reset	

# 24.10 OTP\_V1\_CFG7

#### Table 210. OTP\_V1\_CFG7 register bit allocation

Bit	7	 6	5	4	3	2	1	0
Write	Reserved	>	Y	\//	1_BUCK_O	TD		
Read	Neserved			VV	I_BOCK_O	IF.		
Reset	0	0	0	0	0	0	0	0

Table 211. OTP\_V1\_CFG7 register bit description

Bit	Symbol	Description
	7	Select V1 BUCK regulator output voltage in Normal mode
0 to 6	VAVA BLICK OTD	011 0010 3.3 V
0 to 6	VV1_BUCK_OTP	101 0100 5 V
		Reset on power-on reset

# 24.11 OTP\_V1\_CFG8

### Table 212. OTP\_V1\_CFG8 register bit allocation

10.010 = 1=1											
Bit	7	6	5	4	3	2	1	0			
Write	Reserved		VAVA LIB BLICK OTD								
Read	Neserveu		VV1_LP_BUCK_OTP								
Reset	0	0	0	0	0	0	0	0			

FS23 data sheet

Table 213. OTP\_V1\_CFG8 register bit description

Bit	Symbol	Description				
	VV1_LP_ BUCK_OTP	Select V1 BUCK regulator output voltage in LPON mode				
0 to 6		011 0010 3.3 V				
0 10 0		101 0100 5 V				
		Reset on power-on reset				

### 24.12 OTP\_V1\_CFG9

#### Table 214. OTP\_V1\_CFG9 register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	VBOS2	V1MON	CONE OV	CONF_	CONE OC	VV1	CONF_	VBOS2V1_
Read	V1_SW_ ALWAYS_ EN_OTP	OTP	CONF_OV_ V1_OTP	TSD_ V1_OTP	CONF_OC_ V1_OTP	LDO_OTP	OC_TO_ V1_OTP	SW_LP_ EN_OTP
Reset	0	0	0	0	0	0	0	0

#### Table 215. OTP\_V1\_CFG9 register bit description

Bit	Symbol	Description
		Control VBOS to V1 switch in LPON mode when V1 = BUCK (the switch is kept open when V1 = LDO)
0	VBOS2V1_SW_ LP_EN_OTP	0 VBOS to V1 switch is open in LPON mode
	LF_EN_OTF	1 VBOS to V1 switch is closed in LPON mode
		Reset on power-on reset
		Select V1 LDO overcurrent time out to protect the external PNP
4	CONE OC TO VI OTO	0 V1 PNP OC time out = 10 ms
1	CONF_OC_TO_V1_OTP	1 V1 PNP OC time out = 1 ms
		Reset on power-on reset
		Select V1 LDO regulator output voltage
2	VV1 LDO OTP	0 V1 = 3.3 V
2	VV1_LDO_01P	1 V1 = 5.0 V
	- 2 Q	Reset on power-on reset
	A 67	Select V1 LDO overcurrent threshold
3	CONE OC VII OTD	0 V1 LDO OC = 150 mA
3	CONF_OC_V1_OTP	1 V1 LDO OC = 75 mA
		Reset on power-on reset

Table 215. OTP\_V1\_CFG9 register bit description...continued

Bit	Symbol	Description
		Select the device reaction in case of V1 thermal shutdown detection
		0 V1 regulator is disabled in case of TSD
4	CONF_TSD_V1_OTP	1 V1 regulator is disabled and the device transitions to Fail-Safe state (M30) in case of TSD
		Reset on power-on reset
		Select the device reaction in case of V1 overvoltage detection
		0 V1 regulator is disabled in case of OV
5	CONF_OV_V1_OTP	1 V1 regulator is disabled and the device transitions to Fail-Safe state (M30) in case of OV
		Reset on power-on reset
		Select V1 VMON input voltage
6	V/4MONLOTD	0 V1MON = 3.3 V
0	V1MON_OTP	1 V1MON = 5.0 V
		Reset on power-on reset
		Control VBOS to V1 switch in Normal and LPON modes when V1 = BUCK (the switch is kept open when V1 = LDO)
7	VBOS2V1_SW_	0 VBOS to V1 switch is open in Normal mode
,	ALWAYS_EN_OTP	1 VBOS to V1 switch is closed in Normal and LPON mode (possible only when V1 = 5 V in Normal mode)
		Reset on power-on reset

# 24.13 OTP\_V2\_CFG

#### Table 216. OTP V2 CFG register bit allocation

addiction of the transfer of the discounties.										
Bit	7	6	5	4	3	2	1	0		
Write	Reserved	V2MON_	CONF_OV_	CONF_TSD_	CONF_OC_	VV2 OTP	V2 SLC	OT OTP		
Read	Reserved	OTP	V2_OTP	V2_OTP	V2_OTP	V V Z_O 11	V2_5L0	71_011		
Reset	0	0	0	0	0	0	0	0		

#### Table 217. OTP\_V2\_CFG register bit description

Bit	Symbol	Description
	V2_SLOT_OTP	Select the power sequence slot for V2
		00 V2 starts and stops in slot 0
0 to 1		01 V2 starts and stops in slot 1
0 to 1		10 V2 starts and stops in slot 2
		11 V2 does not start in a slot (enabled by SPI / I²C)
		Reset on power-on reset

Table 217. OTP\_V2\_CFG register bit description...continued

Bit	Symbol	Description
		Select V2 LDO regulator output voltage
2	VV2_OTP	0 V2 = 3.3 V
2	VV2_OTP	1 V2 = 5.0 V
		Reset on power-on reset
		Select V2 LDO overcurrent threshold
3	CONF OC V2 OTP	0 V2 LDO OC = 150 mA
3	CONF_OC_VZ_OTF	1 V2 LDO OC = 75 mA
		Reset on power-on reset
	CONF_TSD_ V2_OTP	Select the device reaction in case of V2 thermal shutdown detection
		0 V2 regulator is disabled in case of TSD
4		1 V2 regulator is disabled and the device transitions to Fail-Safe state (M30) in case of TSD
		Reset on power-on reset
		Select the device reaction in case of V2 overvoltage detection
		0 V2 regulator is disabled in case of OV
5	CONF_OV_V2_OTP	1 V2 regulator is disabled and the device transitions to Fail-Safe state (M30) in case of OV
		Reset on power-on reset
		Select V2 VMON input voltage
6	V2MON OTP	0 V2MON = 3.3 V
0	VZIVION_OTP	1 V2MON = 5.0 V
l		Reset on power-on reset

# 24.14 OTP\_V3\_CFG

Table 218. OTP\_V3\_CFG register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	5 .0	V3MON	CONF OV	CONF_	CONF OC	VA/O OTD	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	T 0TD
Read	Reserved	OTP _	V3_OTP	TSD_ V3_OTP	V3_OTP	VV3_OTP	V3_SLC	01_01P
Reset	0	0	0	0	0	0	0	0

Table 219. OTP\_V3\_CFG register bit description

Bit	Symbol	Description
		Select the power sequence slot for V3
0 to 1		00 V3 starts and stops in slot 0
	V2 SLOT OTD	01 V3 starts and stops in slot 1
	V3_SLOT_OTP	10 V3 starts and stops in slot 2
		11 V3 does not start in a slot (enabled by SPI / I²C)
		Reset on power-on reset
		Select V3 LDO regulator output voltage
2	NA/O OTD	0 V3 = 3.3 V
	VV3_OTP	1 V3 = 5.0 V
		Reset on power-on reset
		Select V3 LDO overcurrent threshold
0	CONF_OC_ V3_OTP	0 V3 LDO OC = 150 mA
3		1 V3 LDO OC = 75 mA
		Reset on power-on reset
		Select the device reaction in case of V3 thermal shutdown detection
	CONF. TOD	0 V3 regulator is disabled in case of TSD
4	CONF_TSD_ V3_OTP	1 V3 regulator is disabled and the device transitions to Fail-Safe state (M30) in case of TSD
		Reset on power-on reset
		Select the device reaction in case of V3 overvoltage detection
	CONE OV	0 V3 regulator is disabled in case of OV
5	CONF_OV_ V3_OTP	1 V3 regulator is disabled and the device transitions to Fail-Safe state (M30) in case of OV
	2	Reset on power-on reset
	2	Select V3 VMON input voltage
C	VOMON OTO	0 V3MON = 3.3 V
6	V3MON_OTP	1 V3MON = 5.0 V
		Reset on power-on reset

### 24.15 OTP\_HVIO\_CFG1

Table 220. OTP\_HVIO\_CFG1 register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	- WK1PUPD OTP		WK2PUPD OTP		HVIO1_SLOT_OTP		HVIO2 SLOT OTP	
Read	WKIPUPD_OTP		WKZI OI D_OII		110101_0201_011		11002_0201_011	
Reset	0	0	0	0	0	0	0	0

Table 221. OTP\_HVIO\_CFG1 register bit description

Bit	Symbol	Description
		Select the power sequence slot for HVIO2
		00 HVIO2 polarity is changed in slot 0
0 4= 4	LIVIO2 CLOT OTD	01 HVIO2 polarity is changed in slot 1
0 to 1	HVIO2_SLOT_OTP	10 HVIO2 polarity is changed in slot 2
		11 HVIO2 is not released in a slot (enabled by SPI / I²C)
		Reset on power-on reset
		Select the power sequence slot for HVIO1
		00 HVIO1 polarity is changed in slot 0
2 to 3	HVIO1_SLOT_OTP	01 HVIO1 polarity is changed in slot 1
2103		10 HVIO1 polarity is changed in slot 2
		11 HVIO1 is not released in a slot (enabled by SPI/I <sup>2</sup> C)
		Reset on power-on reset
		Select the pull down on WAKE2 pin
		00 WAKE2 internal pull down and pull up are configured as cell repeater
4 to 5	WKADUDD OTD	01 WAKE2 internal pull down is enabled and pull up is disabled
4 10 5	WK2PUPD_OTP	10 WAKE2 internal pull down is disabled and pull up is enabled
		11 WAKE2 internal pull down and pull up are disabled
		Reset on power-on reset
		Select the pull down on WAKE1 pin
	·e	00 WAKE1 internal pull down and pull up are configured as cell repeater
6 to 7	WK1PUPD OTP	01 WAKE1 internal pull down is enabled and pull up is disabled
0 10 7	WKIFUFD_OTP	10 WAKE1 internal pull down is disabled and pull up is enabled
	2	11 WAKE1 internal pull down and pull up are disabled
		Reset on power-on reset

# 24.16 OTP\_HVIO\_CFG2

Table 222. OTP\_HVIO\_CFG2 register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	HVIO1_	HVIO1_	HVIO1PUPD_OTP		HVIO2_ HVIO2_		LIVIO2DUDD, OTD	
Read	OUT_ EN_OTP	OUT_ DFLT_OTP			OUT_ EN_OTP	OUT_ DFLT_OTP	HVIO2PUPD_OTP	
Reset	0	0	0	0	0	0	0	0

Table 223. OTP\_HVIO\_CFG2 register bit description

Bit	Symbol	Description
		Select the pull down on HVIO2 pin
		00 HVIO2 internal pull down and pull up are configured as cell repeater
0 to 1	LIVIO2DUDD OTD	01 HVIO2 internal pull down is enabled and pull up is disabled
0 to 1	HVIO2PUPD_OTP	10 HVIO2 internal pull down is disabled and pull up is enabled
		11 HVIO2 internal pull down and pull up are disabled
		Reset on power-on reset
		Configure the HVIO2 pin default state when HVIO2 is an output
0	HVIO2_OUT_	0 HVIO2 default state is low (asserted)
2	DFLT_OTP	1 HVIO2 default state is high (HIZ)
		Reset on power-on reset
		Configure the HVIO2 pin as an output
3	HVIO2_OUT_EN_OTP	0 HVIO2 is configured as an input
3		1 HVIO2 is configured as an output
		Reset on power-on reset
		Select the pull down on HVIO1 pin
		00 HVIO1 internal pull down and pull up are configured as cell repeater
4 to 5	LIVIOADUDD OTD	01 HVIO1 internal pull down is enabled and pull up is disabled
4 10 5	HVIO1PUPD_OTP	10 HVIO1 internal pull down is disabled and pull up is enabled
		11 HVIO1 internal pull down and pull up are disabled
		Reset on power-on reset
	Ó	Configure the HVIO1 pin default state when HVIO1 is an output
0	HVIO1_OUT_	0 HVIO1 default state is low (asserted)
6	DFLT_OTP	1 HVIO1 default state is high (HIZ)
	7	Reset on power-on reset
		Configure the HVIO1 pin as an output
7	HVIO1 OUT EN OTD	0 HVIO1 is configured as an input
1	HVIO1_OUT_EN_OTP	1 HVIO1 is configured as an output
	.00	Reset on power-on reset

### 24.17 OTP\_LVIO\_CFG1

Table 224. OTP\_LVIO\_CFG1 register bit allocation

Bit	7 7	6	5	4	3	2	1	0
Write	LVIO4_	-   IVIO3 IS		-		LVIO3 HS	LVIO2 CLOT OTD	
Read	OUT_ DFT_OTP	OUT_ DFT_OTP	LVIO3PO	אם_סוף	EN_OTP	EN_OTP	LVIO3_SLOT_OTP	
Reset	0	0	0	0	0	0	0	0

Table 225. OTP\_LVIO\_CFG1 register bit description

Bit	Symbol	Description
		Select the power sequence slot for LVIO3
		00 LVIO3 polarity is changed in slot 0
0 to 1	LVIO2 SLOT OTD	01 LVIO3 polarity is changed in slot 1
0 10 1	LVIO3_SLOT_OTP	10 LVIO3 polarity is changed in slot 2
		11 LVIO3 is not released in a slot (enabled by SPI / I²C)
		Reset on power-on reset
		Enable the HS of LVIO3
0	LVIOR HO EN OTD	0 LVIO3 HS is disabled
2	LVIO3_HS_EN_OTP	1 LVIO3 HS is enabled
		Reset on power-on reset
		Enable the LS of LVIO3
2	LVIO3_LS_EN_OTP	0 LVIO3 LS is disabled
3		1 LVIO3 LS is enabled
		Reset on power-on reset
		Select the pull down on LVIO3 pin
		00 LVIO3 internal pull down and pull up are configured as cell repeater
4 to 5	LVIO2DUDD, OTD	01 LVIO3 internal pull down is enabled and pull up is disabled
4 10 5	LVIO3PUPD_OTP	10 LVIO3 internal pull down is disabled and pull up is enabled
		11 LVIO3 internal pull down and pull up are disabled
		Reset on power-on reset
	Ó	Configure the LVIO3 pin default state when LVIO3 is an output
C	LVIO2 OUT DET OTD	0 LVIO3 default state is low (LS ON or LS OFF with ext. PD)
6	LVIO3_OUT_DFT_OTP	1 LVIO3 default state is high (HS ON or HS OFF with ext. PU)
		Reset on power-on reset
		Configure the LVIO4 pin default state when LVIO4 is an output
7	IVIOA OUT DET OTD	0 LVIO4 default state is low (LS ON or LS OFF with ext. PD)
7	LVIO4_OUT_DFT_OTP	1 LVIO4 default state is high (HS ON or HS OFF with ext. PU)
	.00	Reset on power-on reset

### 24.18 OTP\_LVIO\_CFG2

Table 226. OTP\_LVIO\_CFG2 register bit allocation

Bit	7 7	6	5	4	3	2	1	0
Write	LVI5PUPD_OTP		LVIO4PUPD_OTP		LVIO4_LS_	LVIO4_HS_ LVIO4_SLOT		OT OTP
Read					EN_OTP	EN_OTP	LV104_0L	-01_011
Reset	0	0	0	0	0	0	0	0

Table 227. OTP\_LVIO\_CFG2 register bit description

Bit	Symbol	Description
		Select the power sequence slot for LVIO4
		00 LVIO4 polarity is changed in slot 0
0 to 1	LVIOA SLOT OTD	01 LVIO4 polarity is changed in slot 1
0 to 1	LVIO4_SLOT_OTP	10 LVIO4 polarity is changed in slot 2
		11 LVIO4 is not released in a slot (enabled by SPI / I²C)
		Reset on power-on reset
		Enable the HS of LVIO4
2	LVIO4_HS_EN_OTP	0 LVIO4 HS is disabled
2	LVIO4_H3_EN_OTF	1 LVIO4 HS is enabled
		Reset on power-on reset
		Enable the LS of LVIO4
3	LVIO4_LS_EN_OTP	0 LVIO4 LS is disabled
3		1 LVIO4 LS is enabled
		Reset on power-on reset
		Select the pull down on LVIO4 pin
		00 LVIO4 internal pull down and pull up are configured as cell repeater
4 to 5	LVIO4PUPD_OTP	01 LVIO4 internal pull down is enabled and pull up is disabled
4103	EVIO41 01 D_011	10 LVIO4 internal pull down is disabled and pull up is enabled
		11 LVIO4 internal pull down and pull up are disabled
		Reset on power-on reset
		Select the pull down on LVI5 pin
		00 LVI5 internal pull down and pull up are configured as cell repeater
6 to 7	LVI5PUPD_OTP	01 LVI5 internal pull down is enabled and pull up is disabled (possible config when LVI5 is used as MOSI pin)
0 10 7		10 LVI5 internal pull down is disabled and pull up is enabled (default config when LVI5 is used as MOSI pin)
		11 LVI5 internal pull down and pull up are disabled
		Reset on power-on reset

### 24.19 OTP\_IO\_OUT\_SEL\_CFG

Table 228. OTP\_IO\_OUT\_SEL\_CFG register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	Reserved	Reserved Reserved	HS3_	HS1_	LVO4_	LVO3_	HVO2_	HVO1_
Read		rteserveu	SEL_OTP	SEL_OTP	SEL_OTP	SEL_OTP	SEL_OTP	SEL_OTP
Reset	0	0	0	0	0	0	0	0

Table 229. OTP\_IO\_OUT\_SEL\_CFG register bit description

Bit	Symbol	Description
		Select the function assigned to HVIO1 when configured as output
0	10/04 OF OT	0 HVO1 is connected to alternate function (SLOT by OTP or control by SPI / I²C)
U	HVO1_SEL_OTP	1 HVO1 is connected to LIMP1 function
		Reset on power-on reset
		Select the function assigned to HVIO2 when configured as output
	LIN/OO OEL OTD	0 HVO2 is connected to alternate function (SLOT by OTP or control by SPI / I²C)
1	HVO2_SEL_OTP	1 HVO2 is connected to LIMP2 function
		Reset on power-on reset
		Select the function assigned to LVIO3 when configured as output
2	LVO3_SEL_OTP	0 LVO3 is connected to alternate function (SLOT by OTP or control by SPI / I²C)
2		1 LVO3 is connected to LIMP1 function
		Reset on power-on reset
		Select the function assigned to LVIO4 when configured as output
3	IVO4 CEL OTD	0 LVO4 is connected to alternate function (SLOT by OTP or control by SPI/I <sup>2</sup> C)
3	LVO4_SEL_OTP	1 LVO4 is connected to LIMP2 function
		Reset on power-on reset
		Select the function assigned to HS1
4	LICA CEL OTD	0 HS1 is connected to HS1 driver
4	HS1_SEL_OTP	1 HS1 is connected to LIMP1 function
		Reset on power-on reset
	(	Select the function assigned to HS3
_	Hea CEL OTE	0 HS3 is connected to HS3 driver
5	HS3_SEL_OTP	1 HS3 is connected to LIMP2 function
		Reset on power-on reset

# 24.20 OTP\_MAIN\_SYS\_I2C\_CFG

#### Table 230. OTP\_MAIN\_SYS\_I2C\_CFG register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	MOD_	MOD_EN_	SLOT_	SPI_EN_	I2CDEVADDR OTP			
Read	CONF_OTP	ОТР	BYP_OTP	OTP	IZCDEVADDR_OTP			
Reset	0	0	0	0	0	0	0	0

Table 231. OTP\_MAIN\_SYS\_I2C\_CFG register bit description

Bit	Symbol	Description
		Configure the I2C address
		0000 I2C address is 0x20
		0001 I2C address is 0x22
		0010 I2C address is 0x24
		0011 I2C address is 0x26
		0100 I2C address is 0x28
		0101 I2C address is 0x2A
		0110 I2C address is 0x2C
0 to 3	I2CDEVADDR_	0111 I2C address is 0x2E
0 10 3	OTP[3:0]	1000 I2C address is 0x30
		1001 I2C address is 0x32
		1010 I2C address is 0x34
		1011 I2C address is 0x36
		1100 I2C address is 0x38
		1101 I2C address is 0x3A
		1110 I2C address is 0x3C
		1111 I2C address is 0x3E
		Reset on power-on reset
		Enable the SPI or I2C hardware pins
4	SPI_EN_OTP	0 I2C pins are enabled
4	SI I_EN_OTI	1 SPI pins are enabled
	7	Reset on power-on reset
		Bypass the power sequence Slot 1 and Slot 2 after wake-up from LPON
5	SLOT_BYP_OTP	0 Slot 1 and Slot 2 are not bypassed
3	0201_B11_011	1 Slot 1 and Slot 2 are bypassed when waking up from LPON
		Reset on power-on reset
	7	Enable clock modulation on 20 MHz clock
6	MOD_EN_OTP	0 Modulation is disabled
O	MOD_EN_OTI	1 Modulation is enabled
		Reset on power-on reset
	D'Y	Select clock modulation configuration
7	MOD_CONF_OTP	0 Triangular modulation is selected
1	WOD_CONI_OTF	1 Pseudo-random modulation is selected
		Reset on power-on reset

### 24.21 OTP\_FS\_SYS\_CFG

Table 232. OTP\_FS\_SYS\_CFG register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	D	D	INIT CRC	FS_	FS DUR	WD INF	RSTB8S	FIRST_
Read	Reserved	Reserved	DIS_OTP	LPOFF_ OTP	CFG_OTP	OTP _	DIS_OTP	FAULT_ EN_OTP
Reset	0	0	0	0	0	0	0	0

#### Table 233. OTP FS SYS CFG register bit description

Bit	Symbol	Description
		Configure the first fault to send the device in Fail-Safe mode
0	FIDET FALLET EN OTD	0 Do not go to FS at first fault
0	FIRST_FAULT_EN_OTP	1 Go to FS at first fault
		Reset on power-on reset
		Disable the RSTB 8s timer
4	DOTROC DIC OTD	0 RSTB 8 s timer is enabled
1	RSTB8S_DIS_OTP	1 RSTB 8 s timer is disabled
		Reset on power-on reset
	2 WD_INF_OTP	Set the watchdog period as infinite
0		0 Watchdog period is configurable by SPI/I <sup>2</sup> C
2		1 Watchdog period is infinite
	2	Reset on power-on reset
	. 7	Configure FS state duration
0	FO DUD OFF OTD	0 FS state duration is 100 ms
3	FS_DUR_CFG_OTP	1 FS state duration is 4 s
		Reset on power-on reset
	A 1	Configure FS state exit
4	EC L DOEE OFD	0 Automatic restart after FS state
4	FS_LPOFF_OTP	1 Go to LPOFF after FS state
		Reset on power-on reset
	A 6	Disable the INIT registers CRC protection
5	INIT CDC DIS OTD	0 CRC is enabled
5	INIT_CRC_DIS_OTP	1 CRC is disabled
		Reset on power-on reset

# 24.22 OTP\_OVUV\_CFG1

Table 234. OTP OVUV CFG1 register bit allocation

Bit	7	6	5	4	3	2	1	0	
Write		\/1MON_L	VTH OTP		V1MON OVTH OTP				
Read		V TIVIOIN_O	VIII_OIF			V TIVIOIN_O	VIII_OIF		
Reset	0	0	0	0	0	0	0	0	

Table 235. OTP\_OVUV\_CFG1 register bit description

Bit	Symbol	Description
		Select V1MON OV threshold
		0000 V1MON OV = 102.5 %
		0001 V1MON OV = 103 %
		0010 V1MON OV = 103.5 %
		0011 V1MON OV = 104 %
		0100 V1MON OV = 104.5 %
		0101 V1MON OV = 105 %
		0110 V1MON OV = 105.5 %
0.4- 0	V1MON	0111 V1MON OV = 106 %
0 to 3	OVTH_OTP	1000 V1MON OV = 106.5 %
		1001 V1MON OV = 107 %
		1010 V1MON OV = 107.5 %
	7	1011 V1MON OV = 108 %
		1100 V1MON OV = 108.5 %
		1101 V1MON OV = 109 %
		1110 V1MON OV = 109.5 %
		1111 V1MON OV = 110 %
	0	Reset on power-on reset
		Select V1MON UV threshold
	.0 4	0000 V1MON UV = 64 %
		0001 V1MON UV = 63 %
		0010 V1MON UV = 96.5 %
4 4 2 7	V1MON	0011 V1MON UV = 96 %
4 to 7	UVTH_OTP	0100 V1MON UV = 95.5 %
		0101 V1MON UV = 95 %
		0110 V1MON UV = 94.5 %
		0111 V1MON UV = 94 %
		1000 V1MON UV = 93.5 %

Table 235. OTP\_OVUV\_CFG1 register bit description...continued

Bit	Symbol	Description				
		1001 V1MON UV = 93 %	~:			
		1010 V1MON UV = 92.5 %	7			
		1011 V1MON UV = 92 %	$\sim$			
		1100 V1MON UV = 91.5 %	7			
		1101 V1MON UV = 62.5 %	£ 0			
		1110 V1MON UV = 62 %	0 /20			
		1111 V1MON UV = 61 %	A 23			
		Reset on power-on reset				

# 24.23 OTP\_OVUV\_CFG2

Table 236. OTP\_OVUV\_CFG2 register bit allocation

Bit	7	6	5	4	3	2	1	0
Write		V2MON II	VTH_OTP		V2MON_OVTH_OTP			
Read		VZIVIOIN_O	VIII_OIF			VZIVIOIN_O	VIII_OIF	
Reset	0	0	0	0	0	0	0	0

Table 237. OTP\_OVUV\_CFG2 register bit description

Bit	Symbol	7 4 0	Description
		Select V2MON OV threshold	~
		0000 V2MON OV = 102.5 %	Q /
		0001 V2MON OV = 103 %	7
	·	0010 V2MON OV = 103.5 %	2,
	_	0011 V2MON OV = 104 %	7
		0100 V2MON OV = 104.5 %	
		0101 V2MON OV = 105 %	
		0110 V2MON OV = 105.5 %	
0.4.0	V2MON	0111 V2MON OV = 106 %	
0 to 3	OVTH_OTP	1000 V2MON OV = 106.5 %	
	-	1001 V2MON OV = 107 %	
		1010 V2MON OV = 107.5 %	
		1011 V2MON OV = 108 %	
	7 ()	1100 V2MON OV = 108.5 %	
		1101 V2MON OV = 109 %	
		1110 V2MON OV = 109.5 %	
		1111 V2MON OV = 110 %	
		Reset on power-on reset	

Table 237. OTP\_OVUV\_CFG2 register bit description...continued

Bit	Symbol	Description
		Select V2MON UV threshold
		0000 V2MON UV = 64 %
		0001 V2MON UV = 63 %
		0010 V2MON UV = 96.5 %
		0011 V2MON UV = 96 %
		0100 V2MON UV = 95.5 %
	V2MON	0101 V2MON UV = 95 %
		0110 V2MON UV = 94.5 %
4 to 7		0111 V2MON UV = 94 %
4 10 7	UVTH_OTP	1000 V2MON UV = 93.5 %
		1001 V2MON UV = 93 %
		1010 V2MON UV = 92.5 %
		1011 V2MON UV = 92 %
		1100 V2MON UV = 91.5 %
		1101 V2MON UV = 62.5 %
		1110 V2MON UV = 62 %
		1111 V2MON UV = 61 %
		Reset on power-on reset
	1	

# 24.24 OTP\_OVUV\_CFG3

Table 238. OTP\_OVUV\_CFG3 register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	V3MON UVTH OTP				V3MON OVTH OTP			
Read	V3MON_UVTH_UTP			) ,		V3IVIOI\_O	VIII_011	
Reset	0	0	0	0	0	0	0	0

Table 239. OTP\_OVUV\_CFG3 register bit description

Bit	Symbol	Description					
		Select V3MON OV threshold					
		0000 V3MON OV = 102.5 %					
		0001 V3MON OV = 103 %					
0.4.0	V3MON	0010 V3MON OV = 103.5 %					
0 to 3	OVTH_OTP	0011 V3MON OV = 104 %					
		0100 V3MON OV = 104.5 %					
		0101 V3MON OV = 105 %					
		0110 V3MON OV = 105.5 %					

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Table 239. OTP\_OVUV\_CFG3 register bit description...continued

Bit	Symbol	Description
		0111 V3MON OV = 106 %
		1000 V3MON OV = 106.5 %
		1001 V3MON OV = 107 %
		1010 V3MON OV = 107.5 %
		1011 V3MON OV = 108 %
		1100 V3MON OV = 108.5 %
		1101 V3MON OV = 109 %
		1110 V3MON OV = 109.5 %
		1111 V3MON OV = 110 %
		Reset on power-on reset
	V3MON	Select V3MON UV threshold
		0000 V3MON UV = 64 %
		0001 V3MON UV = 63 %
		0010 V3MON UV = 96.5 %
		0011 V3MON UV = 96 %
		0100 V3MON UV = 95.5 %
		0101 V3MON UV = 95 %
		0110 V3MON UV = 94.5 %
4 to 7		0111 V3MON UV = 94 %
+ 10 7	UVTH_OTP	1000 V3MON UV = 93.5 %
		1001 V3MON UV = 93 %
		1010 V3MON UV = 92.5 %
		1011 V3MON UV = 92 %
		1100 V3MON UV = 91.5 %
		1101 V3MON UV = 62.5 %
		1110 V3MON UV = 62 %
		1111 V3MON UV = 61 %
		Reset on power-on reset

### 24.25 OTP\_OVUV\_CFG4

Table 240. OTP OVUV CFG4 register bit allocation

Table 240.	OTI_OVOV_OT G4 register bit anocation							
Bit	7 7	6	5	4	3	2	1	0
Write		VOMON II	IVTH OTP		V0MON OVTH OTP			
Read	V0MON_UVTH_OTP					VOIVIOIN_O	VIII_011	
Reset	0	0	0	0	0	0	0	0

Table 241. OTP\_OVUV\_CFG4 register bit description

Bit	Symbol	Description	
		Select V0MON OV threshold	
		0000 V0MON OV = 102.5 %	
		0001 V0MON OV = 103 %	
		0010 V0MON OV = 103.5 %	
		0011 V0MON OV = 104 %	
		0100 V0MON OV = 104.5 %	
		0101 V0MON OV = 105 %	
		0110 V0MON OV = 105.5 %	
0 to 3	V0MON_	0111 V0MON OV = 106 %	
0 10 3	OVTH_OTP	1000 V0MON OV = 106.5 %	
		1001 V0MON OV = 107 %	
		1010 V0MON OV = 107.5 %	
		1011 V0MON OV = 108 %	
		1100 V0MON OV = 108.5 %	
		1101 V0MON OV = 109 %	
		1110 V0MON OV = 109.5 %	
		1111 V0MON OV = 110 %	
		Reset on power-on reset	
		Select V0MON UV threshold	
		0000 V0MON UV = 64 %	
		0001 V0MON UV = 63 %	
	P	0010 V0MON UV = 96.5 %	
		0011 V0MON UV = 96 %	
		0100 V0MON UV = 95.5 %	
		0101 V0MON UV = 95 %	
		0110 V0MON UV = 94.5 %	
4 to 7	V0MON_	0111 V0MON UV = 94 %	
4 10 7	UVTH_OTP	1000 V0MON UV = 93.5 %	
	A' 6	1001 V0MON UV = 93 %	
	1,0 =	1010 V0MON UV = 92.5 %	
	P. O.	1011 V0MON UV = 92 %	
	7	1100 V0MON UV = 91.5 %	
		1101 V0MON UV = 62.5 %	
		1110 V0MON UV = 62 %	
		1111 V0MON UV = 61 %	
		Reset on power-on reset	

### 24.26 OTP\_UV\_DGLT\_CFG

#### Table 242. OTP\_UV\_DGLT\_CFG register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	VOMON LIVECT OTE		V1MON UVDGLT OTP		V2MON UVDGLT OTP		V3MON UVDGLT OTP	
Read	VOIVIOIN_OV	V0MON_UVDGLT_OTP		DGLI_OTF	VZIVIOIN_UV	DGLI_OTF	V SIVIOIN_OV	DGLI_OTF
Reset	0	0	0	0	0	0	0	0

#### Table 243. OTP\_UV\_DGLT\_CFG register bit description

Bit	Symbol	Description
		Select V3MON UV deglitcher time
		00 V3MON UV deglitcher = 5 μs
0 to 1	V3MON_	01 V3MON UV deglitcher = 15 μs
0 10 1	UVDGLT_OTP	10 V3MON UV deglitcher = 25 μs
		11 V3MON UV deglitcher = 40 μs
		Reset on power-on reset
		Select V2MON UV deglitcher time
		00 V2MON UV deglitcher = 5 μs
2 to 3	V2MON_	01 V2MON UV deglitcher = 15 μs
2 10 3	UVDGLT_OTP	10 V2MON UV deglitcher = 25 μs
		11 V2MON UV deglitcher = 40 μs
		Reset on power-on reset
		Select V1MON UV deglitcher time
	7	00 V1MON UV deglitcher = 5 μs
4 to 5	V1MON_	01 V1MON UV deglitcher = 15 μs
4 10 5	UVDGLT_OTP	10 V1MON UV deglitcher = 25 μs
		11 V1MON UV deglitcher = 40 μs
		Reset on power-on reset
		Select V0MON UV deglitcher time (VMON_EXT)
	.5 0	00 V0MON UV deglitcher = 5 μs
6 to 7	V0MON_	01 V0MON UV deglitcher = 15 μs
0 10 7	UVDGLT_OTP	10 V0MON UV deglitcher = 25 μs
		11 V0MON UV deglitcher = 40 μs
	4	Reset on power-on reset

### 24.27 OTP\_LIMP\_OV\_DGLT\_CFG

#### Table 244. OTP\_LIMP\_OV\_DGLT\_CFG register bit allocation

Bit	7	6	5	4	3	2	1	0
Write	LIMP2_CFG_OTP		LIMP1_CFG_OTP		V0MON_	V1MON_	V2MON_	V3MON_
Read					OVDGLT_OTP	OVDGLT_OTP	OVDGLT_OTP	OVDGLT_OTP
Reset	0	0	0	0	0	0	0	0

#### Table 245. OTP\_LIMP\_OV\_DGLT\_CFG register bit description

Bit	Symbol	Description			
0	V3MON_OVDGLT_OTP	Select V3MON OV deglitcher time			
		0 V3MON OV deglitcher = 25 μs			
		1 V3MON OV deglitcher = 45 μs			
		Reset on power-on reset			
1	V2MON_OVDGLT_OTP	Select V2MON OV deglitcher time			
		0 V2MON OV deglitcher = 25 μs			
		1 V2MON OV deglitcher = 45 μs			
		Reset on power-on reset			
	V1MON_OVDGLT_OTP	Select V1MON OV deglitcher time			
2		0 V1MON OV deglitcher = 25 μs			
2		1 V1MON OV deglitcher = 45 μs			
		RESET ON POWER ON RESET			
	V0MON_OVDGLT_OTP	Select V0MON OV deglitcher time (VMON_EXT)			
3		0 V0MON OV deglitcher = 25 μs			
3		1 V0MON OV deglitcher = 45 μs			
		Reset on power-on reset			
	LIMP1_CFG_OTP	Select LIMP1 polarity or PWM frequency			
		00 PWM frequency = 1.25 Hz with 50 % duty cycle (default high)			
4 to 5		01 Default high (Active low)			
4 10 3		10 PWM frequency = 1.25 Hz with 50 % duty cycle (default low)			
		11 Default low (Active high)			
		Reset on power-on reset			
6 to 7	LIMP2_CFG_OTP	Select LIMP2 polarity or PWM frequency			
		00 PWM frequency = 100 Hz (default high)			
		01 Default high (Active low)			
		10 PWM frequency = 100 Hz (default low)			
		11 Default low (Active high)			
		Reset on power-on reset			

# 24.28 OTP\_RSTB\_IMPACT\_CFG

### Table 246. OTP\_RSTB\_IMPACT\_CFG register bit allocation

			3.0.0					
Bit	7	6	5	4	3	2	1	0
Write	V0UV_RSTB_	V0OV_RSTB_	V1UV_RSTB_	V1OV_RSTB_	V2UV_RSTB_	V2OV_RSTB_	V3UV_RSTB_	V3OV_RSTB_
Read	IMPACT_ OTP	IMPACT_ OTP	IMPACT_ OTP	IMPACT_ OTP	IMPACT_OTP	IMPACT_ OTP	IMPACT_ OTP	IMPACT_ OTP
Reset	0	0	0	0	0	0	0	0

FS23 data sheet


All information provided in this document is subject to legal disclaimers.


© 2023 NXP B.V. All rights reserved.


Table 247. OTP\_RSTB\_IMPACT\_CFG register bit description


Bit	Symbol	Description			
		Configure V3 OV impact on RSTB			
0	VOOV DOTE IMPACT OF	0 V3 OV does not assert RSTB			
	V3OV_RSTB_IMPACT_OTP	1 V3 OV asserts RSTB			
		Reset on power-on reset			
1		Configure V3 UV impact on RSTB			
	Value 2072 M424 07 072	0 V3 UV does not assert RSTB			
	V3UV_RSTB_IMPACT_OTP	1 V3 UV asserts RSTB			
		Reset on power-on reset			
2		Configure V2 OV impact on RSTB			
	V00V DOTD #4D4 07 07D	0 V2 OV does not assert RSTB			
	V2OV_RSTB_IMPACT_OTP	1 V2 OV asserts RSTB			
		Reset on power-on reset			
3		Configure V2 UV impact on RSTB			
		0 V2 UV does not assert RSTB			
	V2UV_RSTB_IMPACT_OTP	1 V2 UV asserts RSTB			
		Reset on power-on reset			
		Configure V1 OV impact on RSTB			
	V46V POTP #4D4 0T 0TP	0 V1 OV does not assert RSTB			
4	V1OV_RSTB_IMPACT_OTP	1 V1 OV asserts RSTB			
		Reset on power-on reset			
		Configure V1 UV impact on RSTB			
_	NAME OF THE PARTY OF THE	0 V1 UV does not assert RSTB			
5	V1UV_RSTB_IMPACT_OTP	1 V1 UV asserts RSTB			
		Reset on power-on reset			
6	P	Configure VMON_EXT OV impact on RSTB			
	VOOL DOTD MADAGE OF	0 VMON_EXT OV does not assert RSTB			
	V0OV_RSTB_IMPACT_OTP	1 VMON_EXT OV asserts RSTB			
		Reset on power-on reset			
7		Configure VMON_EXT UV impact on RSTB			
	VOLVA DOTE IMPACT OTE	0 VMON_EXT UV does not assert RSTB			
	V0UV_RSTB_IMPACT_OTP	1 VMON_EXT UV asserts RSTB			
		Reset on power-on reset			

# 25 Application information











# 26 Package drawing

FS23 package is a QFN, thermally enhanced, wettable flanks, 7 x 7 x 0.85 mm, 0.5 mm pitch, 48 pins.







DETAIL G

#### NOTES:


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
- 4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.
- 5. MIN. METAL GAP FOR LEAD TO EXPORED PAD SHALL BE 0.2 MM.
- 6. ANCHORING PADS.



PCB DESIGN GUIDELINES - SOLDER MASK OPENING PATTERN



PCB DESIGN GUIDELINES - I/O PADS AND SOLDERABLE AREA



RECOMMENDED STENCIL THICKNESS 0.125

PCB DESIGN GUIDELINES - SOLDER PASTE STENCIL

## **Revision history**

### **Table 248.**

Document ID	Release date	Data sheet status	Change notice	70	Supercedes					
FS23 v.4	20230915	Product			FS23 v.3					
Modifications:	Updated status to "Product"									
	Global updates for style and grammar									
	<ul> <li>Updated <u>Figure 1</u>, <u>Figure 3</u>, <u>Figure 4</u>, <u>Figure 7</u>, <u>Figure 11</u>, <u>Figure 13</u>, <u>Figure 14</u>, <u>Figure 54</u>, <u>Figure 57</u></li> </ul>									
	Section 12.3; Section 12.6; Section 13.3.1; Section 15.3.1; Section 15.3.2; Section 17; Section 18.1.1; Section 18.1.1.4; Section 18.2: Updated text  For the result of the Add of UEMO control in result of the Add of UEMO control									
		<ul> <li><u>Features and benefits</u>: Added "EMC compliance" section</li> <li>Updated <u>Table 2</u>; <u>Table 32</u>; <u>Table 33</u>; <u>Table 247</u></li> </ul>								
	1 .	ged I <sub>LPOFF 25</sub> Max value								
	Added <u>Section</u>		11011 40 10 50 .							
			unctional state diagram" to De	tailed functions	l state diagram					
	1 -	arance of <u>Table 10</u> .	unctional state diagram to <u>be</u>	taned functional	i state diagram.					
	1 ' ' ' '	on titled "EMC complian	nce"							
		on of Section 12.2.								
			rill also wake up from LPON'	" beginning "Fai	l-safe mode "					
		ded column titled "Fail-s		bogiiiiiig i di	i dalo modo					
		nserted <u>Figure 15, Figu</u>								
	• Section 12.8: U		7							
		•	m under "In HVBUCK use case	e only:"						
			e from "2.5" to "2.45", updated		"I <sub>BOS LP LIM</sub> ".					
			when VSUP > V <sub>SUP UVH</sub> , " to '							
	V <sub>SUP_UV</sub> , "									
	• Table 14: Remo	oved "With VBOS = 5 V	" from Description of "V <sub>BUCK_IN</sub>	<sub>v</sub> "; updated Des	criptions and Min/					
		s for "I <sub>OC_AVG_PWM</sub> " and								
	• Section 18.1.2:	: Updated Description o	$f$ "V $_{CAN\_OUT\_DIFF\_REC}$ " from "RI	_ = 2240 Ω" to "	no load, C1 = C2 =					
	CCANRXD = 0		fra 110,5011 to 110,0011							
		ated I <sub>OC_HSx</sub> Max value		)[4.0]   t=   \ (\.A.4.0	N OVDCLT					
	• <u>Table 49</u> : Upda OTP".	ited title of third column	from "VxMON_OVDGLT_OTP	(1:0)" to "VXIVIC	IN_OVDGLI_					
	• Table 50									
		ON OVEGIT OTE = 0	and "VxMON OVDGLT OTF	P = 1" to Parame	eters for Symbol					
	"T <sub>OV DGLT</sub> ".	ON_OVDOEI_OTI = 0	and valvion_ovbosi_on	- 1 to 1 didin	cicio ioi Cymbol					
		ON UVDGLT OTP[1:0	] = 00", "VxMON_UVDGLT_O1	ΓΡ[1:0] = 01", "\	/xMON UVDGLT					
	OTP[1:0] = 1	0", and "VxMON_UVDO	GLT_OTP[1:0] = 11" to Parame	ters for Symbol	I "T <sub>UV_DGLT</sub> "					
			ting "Negative overcurrent" a							
		arance of <u>Table 53</u> .								
			om "0 BUCK" and "1 BUCK" to	"0 HVBUCK" a	nd "1 HBUCK".					
	The state of the s	<u>Table 85</u> : Updated four instances of "Leave" to "Exit".								
			values from "7.5" and "14" to "		•					
		lated Bit 5 to 8 Descript	ion from "1011 64 ms (default v	value)" to "1101	256 ms (default					
	value)".	L-4-4 OTD DEVICE \ (5			L OTD!					
			ER Bit 7 from "Reserved" to "Kl	ET_OFFON_E	N_OTP".					
		lated Description for Bit		hungagadii ta ii	11 Clot 1 and Cl-t 0					
		ıated Description for Bit when waking up from Lf	5 from "1 Slot 1 and Slot 2 are	bypassed to	1 310t 1 and 310t 2					
	Updated .	which waking up noin Li	OI¥ .							
	1 -	nce" column to <u>Table 7</u> 2	2. Table 73. Table 190							
	, 14454 1101010	Joianni to <u>Idalo 17</u>								

Table 248. ...continued

Document ID	Release date	Data sheet status	Change notice	Supercedes
FS23 v.3	2023/03		~:	FS23 v.2
Modifications:	Updated struct	s for style and grammar cure of Revision history on titled "Maximum Ratir	ngs" to <u>Limiting values</u>	
FS23 v.2	2023/03		0.	FS23 v.1.1
Modifications:	Table 20, Table  Update Figure  Add section 13  Update section  Update section  Update section  Update section  Update section  Update section  Add section 22  Add section 22  Update section  Update section	e 21. Add Table 10, Table 2, Figure 3, Figure 9, Fi 3.3 "Operation and power 13.4 "INIT state machin 13.6 "Debug and OTP 14 "Power management 18.1 "Calibration proces 21 "MCU communication 2.1 "Readable registers" 2.2 "Writable registers" 124 "OTP Register map 125 "OTP Register description 2.5 "OTP Regist	gure 10, Figure 28, Figure 47. Add Figure 51.  r modes"  modes"  nt"  dure"  ping"	ole 18, Table 19,
FS23 v.1.1	2022/05	VX	7 5 0	FS23 v.1
Modifications:	Table 54, Table	e 80, Table 187. 2, Figure 3, Figure 4, Fi ure 51.	e 6, Table 8, Table 9, Table 11, Table 25, Table gure 5, Figure 9, Figure 11, Figure 12, Figure	
	Add SPI / I <sup>2</sup> C r	ter map and description	ragraph (14.2) ition (paragraphs 22 and 23). (paragraphs 24 and 25).	
FS23 v.1	<ul> <li>Add SPI / I<sup>2</sup>C r</li> <li>Add OTP regis</li> </ul>	egister map and descrip	tion (paragraphs 22 and 23).	

### 27 Legal information

#### 27.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 27.2 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 27.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

FS23 data sheet

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <a href="mailto:PSIRT@nxp.com">PSIRT@nxp.com</a>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and

Suitability for use in automotive applications (functional safety) -

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities,

damages and associated costs and expenses (including attorneys' fees)

that NXP may incur related to customer's incorporation of any product in a

#### 27.4 Trademarks

Critical Application.

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

### **Tables**

Tab. 1.	Device segmentation		Tab. 53.	Application related fail-safe fault list and	00
Tab. 2.	Orderable parts numbers		T-6 54	reaction	
Tab. 3.	Pin description		Tab. 54.	Fail-Safe state electrical characteristics	
Tab. 4.	Connection of unused pins		Tab. 55.	RSTB electrical characteristics	
Tab. 5.	Limiting values		Tab. 56.	FS0B electrical characteristics	
Tab. 6.	ESD ratings		Tab. 57.	FS0B and/or LIMP0 release commands	
Tab. 7.	Thermal characteristics		Tab. 58.	LIMP0 electrical characteristics	
Tab. 8.	Supply voltage		Tab. 59.	LIMP1, LIMP2 electrical characteristics	
Tab. 9.	Current consumption		Tab. 60.	ABIST electrical characteristics	
Tab. 10.	Operating modes summary		Tab. 61.	Cyclic CRC check characteristics	
Tab. 11.	Electrical characteristics		Tab. 62.	I2C message construction	
Tab. 12.	Best of supply electrical characteristics		Tab. 63.	Read command example	
Tab. 13.	FS23 regulators list (400 mA)		Tab. 64.	Device address	
Tab. 14.	Electrical characteristics		Tab. 65.	CRC result examples	
Tab. 15.	Spread spectrum configuration	37	Tab. 66.	Electrical characteristics	
Tab. 16.	Clock management electrical		Tab. 67.	SPI write command message construction	
	characteristics		Tab. 68.	SPI read command message construction	. 100
Tab. 17.	LDO1 electrical characteristics		Tab. 69.	MISO general device status bits	
Tab. 18.	HVLDO2 electrical characteristics			descriptions	
Tab. 19.	HVLDO3 electrical characteristics		Tab. 70.	Data preparation for CRC encoding	
Tab. 20.	AMUX output selection		Tab. 71.	SPI electrical characteristics	
Tab. 21.	AMUX electrical characteristics		Tab. 72.	Main register mapping	
Tab. 22.	WAKE12 electrical characteristics		Tab. 73.	Safety-related register mapping	
Tab. 23.	HVIO12 electrical characteristics		Tab. 74.	M_DEV_CFG register bit allocation	
Tab. 24.	LVIOx electrical characteristics	51	Tab. 75.	M_DEV_CFG register bit description	. 112
Tab. 25.	I/Os configurations		Tab. 76.	M_DEV_PROG_ID register bit allocation	
Tab. 26.	INTB electrical characteristics		Tab. 77.	M_DEV_PROG_ID register bit description	
Tab. 27.	List of interrupts from main logic		Tab. 78.	M_GEN_FLAG register bit allocation	
Tab. 28.	High-Side drivers electrical characteristics		Tab. 79.	M_GEN_FLAG register bit description	. 115
Tab. 29.	Long duration timer characteristics	59	Tab. 80.	M_STATUS register bit allocation	116
Tab. 30.	LDT functions	60	Tab. 81.	M_STATUS register bit description	
Tab. 31.	Long duration timer characteristics	62	Tab. 82.	M_SYS_CFG register bit allocation	118
Tab. 32.	CAN FD transceiver characteristics	66	Tab. 83.	M_SYS_CFG register bit description	118
Tab. 33.	LIN transceiver characteristics	72	Tab. 84.	M_SYS1_CFG register bit allocation	120
Tab. 34.	Watchdog window period configuration	76	Tab. 85.	M_SYS1_CFG register bit description	120
Tab. 35.	Watchdog type configuration	76	Tab. 86.	M_REG_CTRL register bit allocation	. 121
Tab. 36.	Watchdog answer and refresh validation.	77	Tab. 87.	M_REG_CTRL register bit description	. 121
Tab. 37.	Watchdog error counter limit configuration	1 77	Tab. 88.	M_REG_FLG register bit allocation	122
Tab. 38.	Watchdog refresh counter limit		Tab. 89.	M_REG_FLG register bit description	123
	configuration	78	Tab. 90.	M_REG_MSK register bit allocation	124
Tab. 39.	Watchdog error impact configuration	79	Tab. 91.	M_REG_MSK register bit description	124
Tab. 40.	Watchdog window in fault recovery		Tab. 92.	M_REG1_FLG register bit allocation	126
	configuration		Tab. 93.	M_REG1_FLG register bit description	
Tab. 41.	Watchdog electrical characteristics		Tab. 94.	M_REG1_MSK register bit allocation	
Tab. 42.	FCCU monitoring configuration	81	Tab. 95.	M_REG1_MSK register bit description	
Tab. 43.	FCCU12 polarity configuration		Tab. 96.	M_IO_CTRL register bit allocation	
Tab. 44.	FCCU12 error impact configuration		Tab. 97.	M_IO_CTRL register bit description	
Tab. 45.	FCCUx polarity configuration		Tab. 98.	M IO TIMER FLG register bit allocation	
Tab. 46.	FCCUx error impact configuration		Tab. 99.	M_IO_TIMER_FLG register bit description	
Tab. 47.	FCCU12 electrical characteristics			M_IO_TIMER_MSK register bit allocation	
Tab. 48.	VxMON UV/OV threshold configuration			M_IO_TIMER_MSK register bit description	
Tab. 49.	VxMON deglitch time			M VSUP COM FLG register bit allocation	
Tab. 50.	VxMON electrical characteristics			M VSUP COM FLG register bit	
Tab. 51.	Fault error counter configuration			description	. 130
Tab. 52.	Fault error counter fail-safe impact		Tab. 104.	M_VSUP_COM_MSK register bit allocation	

# FS23 data sheet

## Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

Tab. 165. M_VSUP_COM_MSK register bit allocation   130				
Tab. 106. M. JOWL. CFG register bit allocation         133         Tab. 163. FS. J. OVUV. CFG register bit allocation         161           Tab. 108. M. JOWL. EW register bit allocation         134         Tab. 168. FS. J. OVUV. CFG2 register bit allocation         161           Tab. 108. M. JOWL. EW register bit allocation         134         Tab. 168. FS. J. OVUV. CFG2 register bit description         133           Tab. 109. M. JOWL. FL. Overgister bit allocation         135         Tab. 168. FS. J. FCGU. CFG register bit description         163           Tab. 110. M. JOWL. FL. Overgister bit allocation         135         Tab. 168. FS. J. FSSM. CFG register bit description         165           Tab. 111. M. WUI. EN register bit description         137         Tab. 169. FS. J. FSSM. CFG register bit description         165           Tab. 114. M. WUI. FLG register bit description         137         Tab. 176. FS. J. WD. CFG register bit description         167           Tab. 115. M. WUI. FLG register bit description         138         Tab. 176. FS. J. WD. CFG register bit description         168           Tab. 126. M. TIMERI. CFG register bit allocation         140         Tab. 128. FSSM. CFG         Tab. 128. FSSM. CFG register bit allocation         168           Tab. 127. M. FWIRER. CFG register bit allocation         140         Tab. 128. FSSM. CFG         Tab. 128. FSSM. CFG         Tab. 128. FSSM. CFG         Tab. 128. FSSM. CFG         Tab. 128. FSSM	lab. 105.			
Tab. 10. M   OWU   Er gejster bit description   133   Tab. 164. FS   OVU CFG2 register bit description   162   Tab. 109. M   OWU   En register bit description   134   Tab. 165. FS   OVU CFG2 register bit description   162   Tab. 109. M   OWU   El register bit description   134   Tab. 165. FS   ErCU CFG register bit description   164   Tab. 111. M   OWU   El register bit description   135   Tab. 167. FS   ErCU CFG register bit allocation   167   Tab. 114. M   OWU   El register bit description   137   Tab. 116. FS   ErSM CFG register bit allocation   167   Tab. 114. M   WU1   El register bit description   137   Tab. 169. FS   ESSM CFG register bit allocation   167   Tab. 114. M   WU1   El register bit description   138   Tab. 171. FS   WD   CFG register bit description   167   Tab. 114. M   WU1   El register bit description   138   Tab. 171. FS   WD   CFG register bit description   167   Tab. 115. M   WU1   El register bit description   138   Tab. 171. FS   WD   CFG register bit description   168   Tab. 116. M   TIMER1   CFC register bit description   140   Tab. 120. M   TIMER2   CFG register bit allocation   140   Tab. 120. M   TIMER2   CFG register bit allocation   141   Tab. 121. M   TIMER3   CFG register bit allocation   142   Tab. 121. M   TIMER3   CFG register bit description   143   Tab. 121. M   TIMER3   CFG register bit description   144   Tab. 128. M   TIMER3   CFG register bit description   144   Tab. 128. M   TIMER3   CFG register bit description   144   Tab. 128. M   TIMER3   CFG register bit description   144   Tab. 128. M   TIMER3   CFG register bit description   144   Tab. 128. M   TIMER3   CFG register bit description   144   Tab. 128. M   TIMER3   CFG register bit description   144   Tab. 128. M   TIMER3   CFG register bit description   144   Tab. 128. M   TIMER3   CFG register bit description   144   Tab. 128. M   TIMER3   CFG register bit description   144   Tab. 128. M   TIMER3   CFG register bit description   145   Tab. 128. M   TIMER3   CFG register bit description   146   Tab. 128. M   T				
Tab. 108. M. JOWU EN register bit allocation         134         Tab. 108. FS_ JCVUV CFG2 register bit description         162           Tab. 109. M. JOWU FLG register bit allocation         135         Tab. 167. FS_ J. FCCU CFG register bit description         163           Tab. 118. M. JOWU FLG register bit allocation         135         Tab. 168. FS_ J. FSSM_CFG register bit description         165           Tab. 118. M. WU1 EN register bit allocation         137         Tab. 168. FS_ J. FSSM_CFG register bit description         165           Tab. 119. M. WU1 EN register bit description         138         Tab. 170. FS_ J. WD. CFG register bit description         167           Tab. 119. M. WU1 FLG register bit allocation         138         Tab. 170. FS_ J. WD. CFG register bit description         168           Tab. 119. M. TIMER1 CFG register bit description         138         Tab. 171. FS_ LWD. CFG register bit allocation         169           Tab. 119. M. TIMER2 CFG register bit description         140         Tab. 172. FS_ WD. ANSWER register bit allocation         170           Tab. 120. M. TIMER2 CFG register bit description         140         Tab. 175. FS_ WD. ANSWER register bit allocation         170           Tab. 121. M. TIMER2 CFG register bit description         143         Tab. 178. FS_ LMP12 CFG register bit allocation         142           Tab. 128. M. PWM1 CFG register bit description         143         Tab. 178. FS_ LMP12 CFG r	Tab. 106.	M_IOWU_CFG register bit allocation 133	Tab. 163.	FS_I_OVUV_CFG1 register bit description 160
Tab. 19.9. M. JOWU_EN register bit description         134         Tab. 166. FS_I_FCU_CFG register bit allocation         163           Tab. 11.1 M. JOWU_FLG register bit description         136         Tab. 168. FS_I_FSW_CFG register bit allocation         165           Tab. 11.2 M. Wulf_EN register bit description         136         Tab. 168. FS_I_FSW_CFG register bit allocation         165           Tab. 11.3 M. Wulf_EN register bit description         137         Tab. 170. FS_I_WD_CFG register bit allocation         167           Tab. 11.1 M. Wulf_EN register bit description         138         Tab. 171. FS_I_WD_CFG register bit description         167           Tab. 11.5 M. Wulf_EN register bit description         138         Tab. 172. FS_WWD_CFG register bit description         168           Tab. 11.6 M. TIMER_CFG register bit description         139         Tab. 172. FS_WD_CFG register bit description         169           Tab. 11.2 M. TIMER_CFG register bit description         140	Tab. 107.	M_IOWU_CFG register bit description 133	Tab. 164.	FS_I_OVUV_CFG2 register bit allocation 161
Tab. 19.9. M. JOWU_EN register bit description         134         Tab. 166. FS_I_FCU_CFG register bit allocation         163           Tab. 11.1. M. JOWU_FLG register bit description         136         Tab. 168. FS_I_FSSM_CFG register bit allocation         165           Tab. 11.2. M. Wulf_EN register bit description         136         Tab. 168. FS_I_FSSM_CFG register bit allocation         165           Tab. 11.3. M. Wulf_EN register bit description         137         Tab. 170. FS_I_WD_CFG register bit allocation         167           Tab. 11.5. M. Wulf_ELG register bit description         138         Tab. 171. FS_I_WD_CFG register bit allocation         167           Tab. 11.5. M. Wulf_ELG register bit description         139         Tab. 172. FS_WDW_CFG register bit description         167           Tab. 11.6. M. TIMER_LOFG register bit allocation         139         Tab. 172. FS_WDW_CFG register bit allocation         170           Tab. 11.6. M. TIMER_LOFG register bit allocation         140         Tab. 178. FS_WD_TOKEN register bit description         170           Tab. 12. M. TIMER_LOFG register bit allocation         140         Tab. 178. FS_WD_ANSWER register bit description         171           Tab. 12. M. PWM1_CFG register bit allocation         142         Tab. 178. FS_WD_ANSWER register bit allocation         171           Tab. 12. M. PWM2_CFG register bit allocation         144         Tab. 178. FS_WD_ANSWER register bit allocation<	Tab. 108.	M IOWU EN register bit allocation134	Tab. 165.	FS I OVUV CFG2 register bit description 162
Tab. 110. M.   OWU   FLG register bit allocation   136         Tab. 118. b. 178. FS   FCCU   CFG register bit description   168           Tab. 111. M.   WUI   EN register bit allocation   137         Tab. 168. FS   FSSM   CFG register bit description   167           Tab. 113. M.   WUI   EN register bit allocation   137         Tab. 169. FS   LFSSM   CFG register bit description   167           Tab. 113. M.   WUI   FLG register bit allocation   138         Tab. 170. FS   MD   CFG register bit description   167           Tab. 115. M.   WUI   FLG register bit allocation   138         Tab. 171. FS   LMD   CFG register bit description   168           Tab. 116. M.   TIMER   CFG register bit allocation   139         Tab. 171. FS   WD   CFG register bit allocation   168           Tab. 117. M.   TIMER   CFG register bit allocation   140         Tab. 173. FS   WDW   CFG register bit allocation   170           Tab. 128. M.   TIMER   CFG register bit allocation   140         Tab. 174. FS   WD   TOKEN register bit allocation   170           Tab. 129. M.   TIMER   CFG register bit allocation   141         Tab. 178. FS   WD   ANSWER register bit allocation   172           Tab. 129. M.   PWM3   CFG register bit allocation   144         Tab. 129. M.   PWM3   CFG register bit allocation   144           Tab. 129. M.   PWM3   CFG register bit allocation   144         Tab. 128. M.   PWM3   CFG register bit allocation   144           Tab. 131. M.   CS   CFG register bit allocation   145         Tab. 185. M.   SARC   CFG register bit allocation   145           Tab. 132. M.   CS   CFG register bit al				
Tab. 111. M. JOWU FLG register bit description         136         Tab. 168. FS_IFSSM_CFG register bit allocation         165           Tab. 113. M. WU1 EN register bit allocation         137         Tab. 170. FS_IWD_CFG register bit allocation         167           Tab. 114. M. WU1 FLG register bit allocation         138         Tab. 171. FS_IWD_CFG register bit allocation         167           Tab. 115. M. WU1 FLG register bit allocation         138         Tab. 171. FS_IWD_CFG register bit allocation         168           Tab. 116. M. TIMER1_CFG register bit allocation         138         Tab. 171. FS_IWD_CFG register bit allocation         168           Tab. 117. M. TIMER1_CFG register bit allocation         140         140         Tab. 178. FS_WWD_CFG register bit allocation         170           Tab. 118. M. TIMER2_CFG register bit allocation         140         Tab. 178. FS_WD_ANSWER register bit description         170           Tab. 129. M. TIMER3_CFG register bit allocation         141         Tab. 178. FS_WD_ANSWER register bit description         171           Tab. 128. M. PWM1_CFG register bit allocation         143         Tab. 178. FS_LIMP12_CFG register bit description         171           Tab. 129. M. TIMER3_CFG register bit allocation         144         Tab. 178. FS_LIMP12_CFG register bit description         172           Tab. 129. M. TIMER3_CFG register bit allocation         143         Tab. 188. FS_FSB_LIMP0_RET_regist				
Tab. 112. M. WU1 EN register bit allocation         137         Tab. 138. M. WU1 EN register bit description         165           Tab. 114. M. WU1 EN register bit allocation         138         Tab. 176. F. S. LVD. CFG register bit description         167           Tab. 115. M. WU1 FLC register bit allocation         138         Tab. 171. F. S. LWD. CFG register bit description         168           Tab. 116. M. TIMER LCFG register bit allocation         149         Tab. 172. F. S. WDW. CFG register bit allocation         169           Tab. 117. M. TIMER LCFG register bit description         138         Tab. 173. F. S. WD. TOKEN register bit allocation         170           Tab. 118. M. TIMER LCFG register bit description         140         Tab. 178. F. S. WD. TOKEN register bit allocation         170           Tab. 129. M. TIMER C. FG register bit description         140         Tab. 178. F. S. WD. ANSWER register bit allocation         171           Tab. 129. M. PWM1 CFG register bit description         143         Tab. 178. F. S. WD. ANSWER register bit allocation         172           Tab. 128. M. PWM2 CFG register bit description         143         Tab. 178. F. S. MBP12 CFG register bit allocation         144           Tab. 128. M. PWM3 CFG register bit description         144         Tab. 178. F. S. MB17 CFG register bit allocation         172           Tab. 128. M. PWM3 CFG register bit allocation         144         Tab. 188. F. S. SAFETY C				
fab. 113. M. WUJ EN register bit description         137         Tab. 170. FS_WD_CFG register bit allocation         167           fab. 115. M. WUJ FLG register bit description         138         Tab. 171. FS_WD_CFG register bit allocation         167           fab. 115. M. WUJ FLG register bit description         138         Tab. 172. FS_WDW_CFG register bit allocation         168           fab. 116. M. TIMER1 CFG register bit description         139         Tab. 173. FS_WD_TOKEN register bit allocation         170           fab. 117. M. TIMER2 CFG register bit description         140         Tab. 174. FS_WD_TOKEN register bit description         170           fab. 119. M. TIMER3 CFG register bit description         140         Tab. 176. FS_WD_ANSWER register bit description         170           fab. 120. M. TIMER3 CFG register bit description         141         Tab. 178. FS_WD_TOKEN register bit description         171           fab. 122. M. PWML CFG register bit description         142         Tab. 178. FS_WD_ANSWER register bit description         171           fab. 123. M. PWML CFG register bit description         143         Tab. 178. FS_LIMP12_CFG register bit description         172           fab. 124. M. PWM2_CFG register bit description         144         Tab. 178. FS_ABS_ETS_BIMP12_CFG register bit description         172           fab. 125. M. PWM3_CFG register bit description         144         Tab. 188. FS_ABS_BIMP0_REL register bit				
Tab. 114. M. WUJ FLG register bit allocation         .138         Tab. 127. FS_WDW_CFG register bit description         .168           Tab. 118. M. TIMER1_CFG register bit allocation         .139         Tab. 177. M_TIMER1_CFG register bit allocation         .139           Tab. 117. M. TIMER1_CFG register bit description         .139         Tab. 173. FS_WD_TOKEN register bit description         .169           Tab. 118. M. TIMER2_CFG register bit description         .140         Tab. 176. FS_WD_TOKEN register bit description         .170           Tab. 129. M. TIMER3_CFG register bit description         .140         Tab. 177. FS_WD_ANSWER register bit description         .171           Tab. 121. M. TIMER3_CFG register bit description         .141         Tab. 177. FS_WD_ANSWER register bit description         .171           Tab. 122. M. PWM1_CFG register bit description         .143         Tab. 178. FS_LIMP12_CFG register bit allocation         .172           Tab. 128. M. PWM2_CFG register bit description         .143         Tab. 128. M. PWM3_CFG register bit description         .144         Tab. 188. FS_ABIST register bit allocation         .172           Tab. 129. M. TIMERP_WMC_CTRL register bit allocation         .144         Tab. 183. FS_ABIST register bit allocation         .172           Tab. 129. M. TIMERP_WMC_CTRL register bit allocation         .144         Tab. 183. FS_ABIST register bit allocation         .174           Tab. 130. M. CS_CF				
fab. 116. M. WUJ_FLG register bit description         138         Tab. 117. R. TIMERIL CFC register bit description         139         Tab. 173. FS. WDW. CFG register bit allocation         169           Tab. 117. M. TIMERIL CFG register bit description         139         Tab. 174. FS. WD. TOKEN register bit allocation         170           Tab. 118. M. TIMER2 CFG register bit description         140         Tab. 176. FS. WD. TOKEN register bit allocation         170           Tab. 129. M. TIMER3 CFG register bit description         141         Tab. 176. FS. WD. ANSWER register bit description         171           Tab. 129. M. PWML CFG register bit description         142         Tab. 178. FS. LIMP12 CFG register bit description         171           Tab. 129. M. PWML CFG register bit allocation         143         Tab. 128. M. PWM2 CFG register bit description         143           Tab. 129. M. PWM2 CFG register bit description         144         Tab. 128. M. PWM3 CFG register bit description         144           Tab. 129. M. PWM3 CFG register bit description         144         Tab. 188. FS. SBB LIMP0 REL register bit allocation         172           Tab. 129. M. TIMER, PWM CTRL register bit description         144         Tab. 188. FS. SAFETY OUTPUTS register bit description         172           Tab. 130. M. CS. CFG register bit description         145         Tab. 188. FS. SAFETY FLG register bit allocation         174         Tab. 188. FS. SAFETY FLG regist				
Tab. 116. M. TIMER1_CFG register bit allocation         139         Tab. 17.3. FS, WDW, CFG register bit allocation         169           Tab. 118. M. TIMER2_CFG register bit description         140         Tab. 119. M. TIMER2_CFG register bit allocation         140           Tab. 119. M. TIMER3_CFG register bit allocation         140         Tab. 175. FS, WD_ANSWER register bit description         170           Tab. 120. M. TIMER3_CFG register bit description         141         Tab. 177. FS_WD_ANSWER register bit description         171           Tab. 121. M. TIMER3_CFG register bit description         141         Tab. 177. FS_WD_ANSWER register bit description         171           Tab. 122. M. PWM1_CFG register bit description         142         Tab. 178. FS_LIMP12_CFG register bit description         171           Tab. 123. M. PWM1_CFG register bit description         143         180. FS_FS0B_LIMP0_REL register bit allocation         144           Tab. 124. M. PWM2_CFG register bit description         144         145         180. FS_FS0B_LIMP0_REL register bit allocation         172           Tab. 125. M. PWM3_CFG register bit description         144         Tab. 181. FS_FS0B_LIMP0_REL register bit allocation         172           Tab. 128. M. TIMER PWM_CTRL register bit description         144         Tab. 183. FS_ABIST register bit allocation         174           Tab. 130. M. CS_CFG register bit allocation         144         Tab. 18				
Tab. 117. M. TIMER2 CFG register bit description         139           Tab. 118. M. TIMER2 CFG register bit allocation         140           Tab. 120. M. TIMER3 CFG register bit allocation         140           Tab. 120. M. TIMER3 CFG register bit allocation         141           Tab. 120. M. TIMER3 CFG register bit allocation         141           Tab. 121. M. TIMER3 CFG register bit description         141           Tab. 122. M. PWM1 CFG register bit description         142           Tab. 122. M. PWM1 CFG register bit description         143           Tab. 123. M. PWM2 CFG register bit allocation         143           Tab. 124. M. PWM2 CFG register bit description         143           Tab. 125. M. PWM3 CFG register bit description         144           Tab. 126. M. PWM3 CFG register bit description         144           Tab. 127. M. PWM3 CFG register bit description         144           Tab. 128. M. TIMER PWM CTRL register bit         144           Tab. 129. M. TIMER PWM CTRL register bit         144           Tab. 130. M. CS CFG register bit description         145           Tab. 131. M. CS CFG register bit description         145           Tab. 132. M. CS FLG MSK register bit allocation         145           Tab. 133. M. MSX SRC CFG register bit description         145           Tab. 134. M. HSX SRC CFG register bit description <td></td> <td></td> <td></td> <td></td>				
Tab. 118. M_TIMER2_CFG register bit allocation         .140           Tab. 119. M_TIMER2_CFG register bit description         .140           Tab. 120. M_TIMER3_CFG register bit allocation         .141           Tab. 121. M_TIMER3_CFG register bit description         .141           Tab. 122. M_PWM1_CFG register bit description         .141           Tab. 123. M_PWM1_CFG register bit description         .142           Tab. 123. M_PWM2_CFG register bit description         .143           Tab. 125. M_PWM2_CFG register bit description         .143           Tab. 126. M_PWM3_CFG register bit description         .143           Tab. 127. M_PWM3_CFG register bit description         .144           Tab. 128. M_PWM3_CFG register bit description         .144           Tab. 129. M_PWM3_CFG register bit description         .144           Tab. 129. M_TIMER_PWM_CTRL register bit allocation         .144           Tab. 130. M_CS_CFG register bit allocation         .144           Tab. 130. M_CS_CFG register bit allocation         .145           Tab. 131. M_CS_CFG register bit allocation         .145           Tab. 132. M_HSX_SRC_CFG register bit description         .145           Tab. 133. M_CS_FLG_MSK register bit allocation         .147           Tab. 134. M_HSX_SRC_CFG register bit allocation         .147           Tab. 138. M_HSX_CFIC_register bit alloc	Tab. 116.	M_TIMER1_CFG register bit allocation 139	Tab. 173.	FS_WDW_CFG register bit description 169
Tab. 119. M. TIMER2_CFG register bit description         140           Tab. 120. M. TIMER3_CFG register bit allocation         141           Tab. 121. M. TIMER3_CFG register bit description         141           Tab. 122. M. PWMI_CFG register bit description         141           Tab. 123. M. PWMI_CFG register bit description         143           Tab. 124. M. PWM2_CFG register bit description         143           Tab. 125. M. PWM2_CFG register bit description         143           Tab. 126. M. PWM3_CFG register bit description         144           Tab. 127. M. PWM3_CFG register bit description         144           Tab. 128. M. PWM3_CFG register bit description         144           Tab. 129. M. TIMER, PWM_CTRL register bit description         144           Tab. 129. M. TIMER, PWM_CTRL register bit description         144           Tab. 130. M. CS. CFG register bit allocation         145           Tab. 131. M. CS. CFG register bit allocation         145           Tab. 132. M. CS. FLG MSK register bit allocation         146           Tab. 133. M. CS. CFG register bit allocation         146           Tab. 133. M. CS. CFG register bit allocation         146           Tab. 134. M. HSx. SRC CFG register bit description         146           Tab. 135. M. MSX SRC CFG register bit allocation         146           Tab. 136. M. HSx. SRC CFG re	Tab. 117.	M_TIMER1_CFG register bit description139	Tab. 174.	FS_WD_TOKEN register bit allocation170
Tab. 119. M. TIMER2_CFG register bit description         140           Tab. 120. M. TIMER3_CFG register bit allocation         141           Tab. 121. M. TIMER3_CFG register bit description         141           Tab. 122. M. PWMI_CFG register bit description         141           Tab. 123. M. PWMI_CFG register bit description         143           Tab. 124. M. PWM2_CFG register bit description         143           Tab. 125. M. PWM2_CFG register bit description         143           Tab. 126. M. PWM3_CFG register bit description         144           Tab. 127. M. PWM3_CFG register bit description         144           Tab. 128. M. PWM3_CFG register bit description         144           Tab. 129. M. TIMER, PWM_CTRL register bit description         144           Tab. 129. M. TIMER, PWM_CTRL register bit description         144           Tab. 130. M. CS. CFG register bit allocation         145           Tab. 131. M. CS. CFG register bit allocation         145           Tab. 132. M. CS. FLG MSK register bit allocation         146           Tab. 133. M. CS. CFG register bit allocation         146           Tab. 133. M. CS. CFG register bit allocation         146           Tab. 134. M. HSx. SRC CFG register bit description         146           Tab. 135. M. MSX SRC CFG register bit allocation         146           Tab. 136. M. HSx. SRC CFG re	Tab. 118.	M TIMER2 CFG register bit allocation 140	Tab. 175.	FS WD TOKEN register bit description170
Tab. 120. M_TIMER3_CFG register bit allocation				
Tab. 121. M				
Tab. 122. M_PWM1_CFG register bit allocation         142         Tab. 123. M_PWM1_CFG register bit description         143           Tab. 124. M_PWM2_CFG register bit allocation         143         Tab. 125. M_PWM2_CFG register bit description         143           Tab. 125. M_PWM3_CFG register bit description         143         Tab. 126. M_PWM3_CFG register bit description         144           Tab. 127. M_PWM3_CFG register bit description         144         Tab. 128. M_TIMER_PWM_CTRL register bit         144           Tab. 129. M_TIMER_PWM_CTRL register bit         144         Tab. 181. FS_SABIST register bit description         172           Tab. 130. M_CS_CFG register bit description         144         Tab. 182. FS_SAFETY_OUTPUTS register bit allocation         174           Tab. 131. M_CS_CFG register bit allocation         145         Tab. 183. FS_SAFETY_OUTPUTS register bit allocation         174           Tab. 132. M_CS_FLG_MSK register bit allocation         146         Tab. 185. FS_SAFETY_CUTPUTS register bit description         174           Tab. 132. M_HSX_SRC_CFG register bit description         146         Tab. 188. FS_CRC register bit description         177           Tab. 133. M_HSX_FLG register bit description         147         Tab. 188. FS_CRC register bit description         177           Tab. 134. M_HSX_SRC_CFG register bit description         147         Tab. 189. PS_CRC register bit allocation         177     <				
Tab. 124.         M_PWM1_CFG register bit description         143         Tab. 124.         M_PWM2_CFG register bit description         143         Tab. 124.         M_PWM2_CFG register bit allocation         143         Tab. 126.         M_PWM3_CFG register bit allocation         144         Tab. 127.         M_PWM3_CFG register bit allocation         144         Tab. 128.         M_PWM3_CFG register bit description         144         Tab. 128.         M_PWM3_CFG register bit description         144         Tab. 128.         M_TIMER_PWM_CTRL register bit         44         Tab. 128.         M_TIMER_PWM_CTRL register bit         44         Tab. 132.         M_CS CFG register bit allocation         144         Tab. 132.         M_CS CFG register bit allocation         145         Tab. 131.         M_CS CFG register bit allocation         145         Tab. 132.         M_CS FLG MSK register bit description         145         Tab. 136.         FS_SAFETY_OUTPUTS register bit allocation         176           Tab. 132.         M_CS FLG MSK register bit allocation         147         Tab. 136.         FS_SAFETY_FLG register bit allocation         177           Tab. 133.         M_HSX_SRC CFG register bit allocation         147         Tab. 188.         FS_CRC register bit allocation         177           Tab. 134.         M_HSX_SRC CFG register bit allocation         147         Tab. 190.         0TP Register map content				
Tab. 124. M				
Tab. 125.         M_PWM2_CFG register bit description         143           Tab. 126.         M_PWM3_CFG register bit allocation         144           Tab. 127.         M_PWM3_CFG register bit allocation         144           Tab. 128.         M_TIMER_PWM_CTRL register bit         Tab. 182.         FS_ABIST register bit allocation         172           Tab. 129.         M_TIMER_PWM_CTRL register bit description         144         Tab. 183.         FS_ABIST register bit description         172           Tab. 129.         M_TIMER_PWM_CTRL register bit description         144         Tab. 185.         FS_SAFETY_OUTPUTS register bit allocation         174           Tab. 131.         M_CS_CFG register bit allocation         145         Tab. 181.         Tab. 182.         M_CS_FLG_MSK register bit description         145         Tab. 185.         FS_SAFETY_FLG register bit allocation         176         Tab. 185.         FS_SAFETY_FLG register bit allocation         176         Tab. 187.         Tab. 188.         FS_CRC register bit allocation         177         Tab. 180.         M_CS_CFG register bit description         177         Tab. 180.         M_CS_CFG register bit description <td></td> <td></td> <td></td> <td></td>				
Tab. 127. M. PWM3_CFG register bit allocation         144         description         172           Tab. 127. M. PWM3_CFG register bit description         144         Tab. 182. FS_ABIST register bit description         172           Tab. 128. M. TIMER_PWM_CTRL register bit description         144         Tab. 183. FS_ABIST register bit description         172           Tab. 129. M. TIMER_PWM_CTRL register bit description         144         Tab. 183. FS_ABIST register bit description         174           Tab. 130. M. CS_CFG register bit description         145         Tab. 183. M. CS_FLG_MSK register bit allocation         146           Tab. 132. M. CS_FLG_MSK register bit description         146         Tab. 183. FS_SAFETY_FLG register bit allocation         176           Tab. 133. M. CS_FLG_MSK register bit allocation         146         Tab. 188. FS_CRC register bit allocation         176           Tab. 135. M. HSX_SRC_CFG register bit description         147         Tab. 188. FS_CRC register bit description         177           Tab. 138. M. HSX_SRC_CFG register bit description         149         Tab. 190. OTP Register mapping         179           Tab. 139. M. HSX_FLG register bit allocation         150         Tab. 190. OTP DEVICE_VER register bit allocation         180           Tab. 140. M. HSX_SRC_CFG register bit allocation         150         Tab. 190. OTP PROG_ID register bit allocation         181				
Tab. 127. M. PWM3 CFG register bit description         144         Tab. 182. FS_ABIST register bit allocation         172           Tab. 128. M_TIMER_PWM_CTRL register bit allocation         144         Tab. 183. FS_ABIST register bit description         172           Tab. 139. M_CIMER_PWM_CTRL register bit description         144         Tab. 185. FS_ABIST register bit description         174           Tab. 130. M_CS_CFG register bit allocation         145         Tab. 181. M_CS_CFG register bit allocation         145           Tab. 131. M_CS_FLG_MSK register bit allocation         146         Tab. 187. FS_SAFETY_FLG register bit allocation         176           Tab. 132. M_CS_FLG_MSK register bit description         146         Tab. 187. FS_SAFETY_FLG register bit allocation         177           Tab. 133. M_CS_FLG_MSK register bit description         146         Tab. 187. FS_SAFETY_FLG register bit allocation         177           Tab. 134. M_HSX_SRC_CFG register bit description         147         Tab. 188. FS_CRC register bit allocation         177           Tab. 135. M_HSX_FLG register bit allocation         149         Tab. 190. OTP register map content         180           Tab. 139. M_HSX_FLG register bit description         150         Tab. 191. OTP PEVICE_VER register bit allocation         181           Tab. 141. M. HSX_MSK register bit description         150         Tab. 190. OTP_PROG_ID register bit description         182			Tab. 181.	FS_FS0B_LIMP0_REL register bit
Tab. 128. M_TIMER_PWM_CTRL register bit allocation	Tab. 126.	M_PWM3_CFG register bit allocation 144		description
Tab. 128. M_TIMER_PWM_CTRL register bit allocation	Tab. 127.	M_PWM3_CFG register bit description 144	Tab. 182.	FS_ABIST register bit allocation 172
Tab. 129. M_TIMER_PWM_CTRL register bit description				
Tab. 129. M_TIMER_PWM_CTRL register bit description				
Tab. 130. M_CS_CFG register bit allocation	Tah 120	M TIMER DWM CTRI register hit		
Tab. 130. M_CS_CFG register bit description	145. 125.	description 144	Tab 195	
Tab. 131. M_CS_CFG register bit description         .145         Tab. 132. M_CS_FLG_MSK register bit allocation         .175           Tab. 132. M_CS_FLG_MSK register bit description         .146         Tab. 187. FS_SAFETY_FLG register bit description         .176           Tab. 133. M_CS_FLG_MSK register bit description         .147         Tab. 188. FS_CRC register bit allocation         .177           Tab. 134. M_HSx_SRC_CFG register bit description         .147         Tab. 188. FS_CRC register bit description         .177           Tab. 135. M_HSx_SRC_CFG register bit description         .149         Tab. 189. PS_CRC register bit description         .177           Tab. 136. M_HSx_CTRL register bit description         .149         Tab. 190. OTP Register mapping         .179           Tab. 138. M_HSx_FLG register bit description         .150         Tab. 190. OTP DEVICE_VER register bit description         .180           Tab. 140. M_HSx_MSK register bit description         .150         Tab. 190. OTP_DEVICE_VER register bit description         .181           Tab. 141. M_HSx_MSK register bit description         .152         Tab. 194. OTP_DEVICE_VER register bit allocation         .182           Tab. 142. M_AMUX_CTRL register bit description         .153         Tab. 196. OTP_PROG_ID register bit description         .183           Tab. 145. M_LDT_CFG1 register bit description         .154         Tab. 196. OTP_PROG_ID register bit description	Tab 120	M CC CFC register bit ellegation 145	Tab. 105.	
Tab. 132. M_CS_FLG_MSK register bit allocation			T-h 100	
Tab. 133.         M_CS_FLG_MSK register bit description         .146         Tab. 134.         M_HSX_SRC_CFG register bit allocation         .147           Tab. 135.         M_HSX_SRC_CFG register bit allocation         .147         Tab. 189.         FS_CRC register bit description         .177           Tab. 136.         M_HSX_SRC_CFG register bit allocation         .149         Tab. 190.         OTP Register mapping         .179           Tab. 137.         M_HSX_CTRL register bit allocation         .149         Tab. 191.         OTP DEVICE_VER register bit allocation         .180           Tab. 138.         M_HSX_FLG register bit description         .150         Tab. 192.         OTP_DEVICE_VER register bit allocation         .181           Tab. 138.         M_HSX_FLG register bit description         .150         Tab. 192.         OTP_DEVICE_VER register bit allocation         .181           Tab. 140.         M_HSX_MSK register bit allocation         .152         Tab. 194.         OTP_DEVICE_VER1 register bit allocation         .182           Tab. 141.         M_HSX_MSK register bit allocation         .153         Tab. 195.         OTP_DEVICE_VER1 register bit allocation         .182           Tab. 142.         M_AMUX_CTRL register bit description         .153         Tab. 195.         OTP_PROG_ID register bit allocation         .183           Tab. 145.				
Tab. 134.         M_HSX_SRC_CFG register bit allocation         147         Tab. 189.         FS_CRC register bit description         177           Tab. 135.         M_HSX_SRC_CFG register bit description         149         Tab. 190.         OTP Register mapping         179           Tab. 136.         M_HSX_CTRL register bit allocation         149         Tab. 190.         OTP pegister map content         180           Tab. 138.         M_HSX_FLG register bit allocation         150         Tab. 191.         OTP DEVICE_VER register bit description         181           Tab. 139.         M_HSX_FLG register bit allocation         150         Tab. 193.         OTP_DEVICE_VER1 register bit description         182           Tab. 140.         M_HSX_MSK register bit description         152         Tab. 194.         OTP_DEVICE_VER1 register bit description         182           Tab. 142.         M_AMUX_CTRL register bit allocation         153         Tab. 195.         OTP_DEVICE_VER1 register bit allocation         183           Tab. 144.         M_LDT_CFG1 register bit description         153         Tab. 196.         OTP_PROG_ID register bit allocation         183           Tab. 145.         M_LDT_CFG2 register bit allocation         154         Tab. 199.         OTP_V1_CFG1 register bit description         185           Tab. 147.         M_LDT_CFG2 register				
Tab. 135. M_HSx_SRC_CFG register bit description147 Tab. 136. M_HSx_CTRL register bit allocation				
Tab. 136. M_HSx_CTRL register bit allocation	Tab. 134.	M_HSx_SRC_CFG register bit allocation147	Tab. 189.	FS_CRC register bit description177
Tab. 136. M_HSx_CTRL register bit allocation	Tab. 135.	M_HSx_SRC_CFG register bit description147	Tab. 190.	OTP Register mapping179
Tab. 137. M_HSx_CTRL register bit description	Tab. 136.	M HSx CTRL register bit allocation 149		
Tab. 138. M_HSx_FLG register bit allocation				
Tab. 139. M_HSx_FLG register bit description				
Tab. 140. M_HSx_MSK register bit allocation				
Tab. 141. M_HSx_MSK register bit description				
Tab. 142. M_AMUX_CTRL register bit allocation			140. 195.	
Tab. 143. M_AMUX_CTRL register bit description			T-1- 400	
Tab. 144. M_LDT_CFG1 register bit allocation				
Tab. 145. M_LDT_CFG1 register bit description				
Tab. 146. M_LDT_CFG2 register bit allocation				
Tab. 147. M_LDT_CFG2 register bit description	Tab. 145.	M_LDT_CFG1 register bit description 154		
Tab. 148. M_LDT_CFG3 register bit allocation	Tab. 146.	M_LDT_CFG2 register bit allocation 154	Tab. 200.	OTP_V1_CFG2 register bit allocation 185
Tab. 149. M_LDT_CFG3 register bit description	Tab. 147.	M_LDT_CFG2 register bit description 154	Tab. 201.	OTP_V1_CFG2 register bit description 186
Tab. 149. M_LDT_CFG3 register bit description	Tab. 148.	M LDT CFG3 register bit allocation 154	Tab. 202.	OTP V1 CFG3 register bit allocation 187
Tab. 150. M_LDT_CTRL register bit allocation				
Tab. 151. M_LDT_CTRL register bit description		·		
Tab. 152. M_CAN register bit allocation				
Tab. 153. M_CAN register bit description				
Tab. 154. M_LIN register bit allocation				
Tab. 155. M_LIN register bit description				= = ;
Tab. 156. M_CAN_LIN_MSK register bit allocation				
Tab. 157. M_CAN_LIN_MSK register bit description158 Tab. 158. M_MEMORY0 register bit allocation159 Tab. 159. M_MEMORY0 register bit description159 Tab. 211. OTP_V1_CFG7 register bit description190 Tab. 212. OTP_V1_CFG8 register bit allocation190 Tab. 213. OTP_V1_CFG8 register bit description191				
Tab. 157. M_CAN_LIN_MSK register bit description158 Tab. 158. M_MEMORY0 register bit allocation159 Tab. 159. M_MEMORY0 register bit description159 Tab. 211. OTP_V1_CFG7 register bit description190 Tab. 212. OTP_V1_CFG8 register bit allocation190 Tab. 213. OTP_V1_CFG8 register bit description191				
Tab. 158. M_MEMORY0 register bit allocation			Tab. 211.	OTP_V1_CFG7 register bit description 190
Tab. 159. M_MEMORY0 register bit description 159 Tab. 213. OTP_V1_CFG8 register bit description 191	Tab. 158.	M_MEMORY0 register bit allocation 159		
			<b></b>	=

**CONFIDENTIAL** 

# FS23 data sheet

# Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

Tab. 215.	OTP_V1_CFG9 register bit description 191	Tab. 233.	OTP_FS_SYS_CFG register bit description	201
Tab. 216.	OTP_V2_CFG register bit allocation 192	Tab. 234.	OTP_OVUV_CFG1 register bit allocation	202
Tab. 217.	OTP_V2_CFG register bit description 192	Tab. 235.	OTP_OVUV_CFG1 register bit description .	202
Tab. 218.	OTP_V3_CFG register bit allocation 193	Tab. 236.	OTP_OVUV_CFG2 register bit allocation	203
Tab. 219.	OTP_V3_CFG register bit description 194	Tab. 237.	OTP_OVUV_CFG2 register bit description .	203
Tab. 220.	OTP_HVIO_CFG1 register bit allocation 194	Tab. 238.	OTP_OVUV_CFG3 register bit allocation	204
Tab. 221.	OTP_HVIO_CFG1 register bit description 195	Tab. 239.	OTP_OVUV_CFG3 register bit description .	204
Tab. 222.	OTP_HVIO_CFG2 register bit allocation 195	Tab. 240.	OTP_OVUV_CFG4 register bit allocation	205
Tab. 223.	OTP_HVIO_CFG2 register bit description 196	Tab. 241.	OTP_OVUV_CFG4 register bit description .	206
Tab. 224.	OTP_LVIO_CFG1 register bit allocation196	Tab. 242.	OTP_UV_DGLT_CFG register bit allocation	. 207
Tab. 225.	OTP_LVIO_CFG1 register bit description197	Tab. 243.	OTP_UV_DGLT_CFG register bit	
Tab. 226.	OTP_LVIO_CFG2 register bit allocation 197		description	207
Tab. 227.	OTP_LVIO_CFG2 register bit description198	Tab. 244.	OTP_LIMP_OV_DGLT_CFG register bit	
Tab. 228.	OTP_IO_OUT_SEL_CFG register bit		allocation	208
	allocation 198	Tab. 245.	OTP_LIMP_OV_DGLT_CFG register bit	
Tab. 229.	OTP_IO_OUT_SEL_CFG register bit		description	208
	description	Tab. 246.	OTP_RSTB_IMPACT_CFG register bit	
Tab. 230.	OTP_MAIN_SYS_I2C_CFG register bit		allocation	208
	allocation	Tab. 247.	OTP_RSTB_IMPACT_CFG register bit	
Tab. 231.	OTP_MAIN_SYS_I2C_CFG register bit		description	209
	description200	Tab. 248.		219
Tah 232	OTP ES SYS CEG register bit allocation 201			

## **Figures**

Fig. 1.	Functional block diagram 400 mA	Fig. 31.	Long duration timer block diagram	59
•	alternative2	Fig. 32.	Long Duration Timer functions	
Fig. 2.	Typical application diagram4	Fig. 33.	CAN FD transceiver internal diagram, with	
Fig. 3.	Full FS23 part numbers breakdown5	· ·	external components	63
Fig. 4.	Simplified FS23 part numbers breakdown5	Fig. 34.	CAN transceiver state machine	
Fig. 5.	Part numbers mapping versus base feature	Fig. 35.	CAN Wake-up timing diagram	
Ū	sets5	Fig. 36.	CAN timing definition according to ISO	
Fig. 6.	FS2320 Block diagram (HVBUCK)9	Ü	11898-2:2016	66
Fig. 7.	FS2300 Block diagram (HVLDO1)	Fig. 37.	LIN transceiver internal diagram	
Fig. 8.	FS2320 Pin configuration (HVBUCK)11	Fig. 38.	LIN transceiver state machine	
Fig. 9.	FS2300 Pin configuration (HVLDO1)11	Fig. 39.	LIN wake-up timing diagram	7′
Fig. 10.	Simplified state machine	Fig. 40.	Timing diagram of LIN duty cycle	
Fig. 11.	Detailed functional state diagram24	Fig. 41.	Fail-Safe features block diagram	
Fig. 12.	Simplified INIT state diagram25	Fig. 42.	Window watchdog time diagram	
Fig. 13.	Power sequencing26	Fig. 43.	Watchdog error counter configurations	
Fig. 14.	Power-up sequence example27	Fig. 44.	Watchdog refresh counter configurations	
Fig. 15.	Debug mode27	Fig. 45.	Fault recovery strategy principle	
Fig. 16.	OTP mode time chart28	Fig. 46.	FCCU bi-stable protocol	
Fig. 17.	Debug pin (DBG) circuitry28	Fig. 47.	Fault Error Counter diagram with maximum	
Fig. 18.	Simplified VBOS state diagram30		value = 2 or 6	87
Fig. 19.	HVBUCK schematic with connection to V1	Fig. 48.	Fault Error Counter diagram with maximum	
-	IN33	Y	value = 8 or 12	88
Fig. 20.	Triangular spread spectrum	Fig. 49.	RSTB pin implementation	91
Fig. 21.	Pseudo-random triangular spread spectrum 38	Fig. 50.	FS0B pin implementation	
Fig. 22.	HVLDO1 application schematic, with	Fig. 51.	LIMP0 pin implementation	93
	optional external PNP39	Fig. 52.	CRC encoder example	
Fig. 23.	HVLDO2 application schematic41	Fig. 53.	SPI timing diagram	103
Fig. 24.	HVLDO3 application schematic43	Fig. 54.	Example of application schematic with 450	
Fig. 25.	AMUX block diagram45		kHz HVBUCK version, SPI interface	210
Fig. 26.	Key OFF – Key ON feature description47	Fig. 55.	Example of application schematic with 2.25	
Fig. 27.	Example of HVIO pins configuration in the	A . M	MHz HVBUCK version, SPI interface	211
	slots, at power up49	Fig. 56.	Example of application schematic,	
Fig. 28.	Example of LVIO pins configuration in the		HVLDO1 version with internal PMOS only,	
-	slots, at power-up51		I2C interface	212
Fig. 29.	Cyclic sense example with HS1 and HVIO1 56	Fig. 57.	Example of application schematic,	
Fig. 30.	Cyclic sense schematic example with HS1		HVLDO1 version with external PNP, SPI	
	and HVIO156		interface	213

### **Contents**

1	General description	2	14.2	Block diagram	45
2	Features and benefits		14.3	Channel selection	45
3	Simplified application diagram	4	14.4	Electrical characteristics	
4	Ordering information		15	I/O interface pins	47
4.1	Part numbers definition	5	15.1	WAKE1, WAKE2	
4.2	Part numbers list		15.1.1	WAKE1 as input for Key OFF – Key ON	
5	Applications			feature	47
6	Internal block diagram		15.1.2	Electrical characteristics	
7	Pinout information		15.2	HVIO1, HVIO2	
7.1	Pinout		15.2.1	HVIO1, HVIO2 used as input	
7.2	Pin description		15.2.2	HVIO1, HVIO2 used as output	
7.3	Connection of unused pins		15.2.3	Electrical characteristics	
8	Limiting values		15.3	LVIO3, LVIO4, LVI5, LVO6	
9	Electrostatic discharge		15.3.1	LVIO3, LVIO4, LVI5 used as input	
10	Thermal characteristics		15.3.2	LVIO3, LVIO4, LVO6 used as output	
11	Operating range and current consumption		15.3.3	Electrical characteristics	
11.1	Supply voltage		15.4	I/Os configuration summary	
11.2	Current consumption		15.5	INTB	
12	Functional description		15.5.1	Interrupts and wake-up events	
12.1	Simplified state machine			management	52
12.2	Operation and power modes		15.5.2	Electrical characteristics	
12.3	Main state machine description		16	High-side drivers	
12.4	Detailed functional state diagram		16.1	Functional description	
12.5	INIT state machine		16.2	LED driving	
12.6	Power sequencing		16.3	Cyclic sense	
12.7	Debug and OTP modes		16.4	Electrical characteristics	
12.7.1	Electrical characteristics		17	Long duration timer	
12.7	MCU programming		17.1	Calibration procedure	
12.9	Best of supply		17.2	Timer functions	
12.9.1	Functional description		17.3	Electrical characteristics	
12.9.2	BOS electrical characteristics		18	Physical layers	
13	Power management		18.1	CAN FD transceiver	
13.1	HVBUCK: High-voltage buck regulator		18.1.1	CAN operating modes	
13.1.1	Functional description		18.1.1.1		
13.1.2	Application schematic		18.1.1.2		
13.1.3	Electrical characteristics		18.1.1.3		
13.2	HVBUCK clock management		18.1.1.4	•	
13.2.1	Description		18.1.1.5	•	
13.2.2	Spread spectrum		18.1.2	Electrical characteristics	
13.2.2.			18.2	LIN transceiver	
13.2.2.2	3 1 1 1		18.2.1	LIN operating modes	
13.2.3	Electrical characteristics		18.2.1.1		70
13.3	HVLDO1: High-voltage linear regulator 1		18.2.1.2		
13.3.1	Functional description		18.2.1.3	·	
13.3.2	Application schematic		18.2.1.4		
13.3.3	Electrical characteristics		18.2.1.5		
13.4	HVLDO2: High-voltage linear regulator 2		18.2.2	Electrical characteristics	
13.4.1	Functional description		19	Safety	
13.4.2	Application schematic		19.1	Functional description	
13.4.3	Electrical characteristics		19.2	Watchdog	
13.5	HVLDO3: High-voltage linear regulator 3		19.2.1	Watchdog selection	
13.5.1	Functional description		19.2.1.1		
13.5.2	Application schematic		19.2.1.2		
13.5.3	Electrical characteristics		19.2.2	Watchdog error counter	
14	AMUX: Analog multiplexer		19.2.3	Watchdog refresh counter	
14.1	Functional description		19.2.4	Watchdog error impact	
17.1	i anotional accomption	70	10.2.4	vatoridog ciror impact	18

FS23 data sheet

# FS23 data sheet

## Safety system basis chip (SBC) with power management, CAN FD and LIN transceivers

1926   Watchdog electrical characteristics	19.2.5	MCU fault recovery strategy	70	22.15	M_VSUP_COM_FLG	130
19.3.1 FCCU monitoring by pair				_		
19.3.1   FCCU12 monitoring by pair						
19.3.2   FCCUT, FCCU2 independent monitoring   82   22.19   M_IOWU_FLG   135   133.3   FCCU2 indecrical characteristics   83   22.20   M_WU1_EN   137   19.4   Voltage supervisor   83   22.21   M_WU1_FLG   138   19.4   Voltage supervisor   83   22.22   M_WU1_FLG   138   19.4   Voltage supervisor   83   22.22   M_ITMERT_CFG   139   19.4   2   VxMON monitoring (x from 1 to 3)   84   22.23   M_ITMERT_CFG   139   19.4   2   VxMON monitoring (x from 1 to 3)   84   22.23   M_ITMERT_CFG   141   19.4   4   VxMON valley reaction (impact)   85   22.25   M_PWM1_CFG   142   19.4						
19.3.3   FCCU12 electrical characteristics   8.3   22.20   M_WUI_EN   137     19.4   Voltage supervisor   8.3   22.21   M_WUI_EN   138     19.4   Voltage supervisor   8.3   22.21   M_WUI_EN   138     19.4   Voltage supervisor   8.3   22.21   M_TMER2_CFG   140     19.4   Voltage supervisor   8.5   22.22   M_TMER2_CFG   140     19.4   Voltage management   8.5   22.22   M_TMER2_CFG   140     19.4   Voltage management   8.5   22.25   M_TWM1_CFG   141     19.4   Voltage management   8.5   22.25   M_TWM1_CFG   142     19.4   Voltage management   8.5   22.27   M_TWM3_CFG   141     19.5   Fault management   8.5   22.28   M_TMER_PWM_CTRL   144     19.5   Fault management   8.6   22.30   M_TMER_PWM_CTRL   144     19.5.1   Fault error counter   8.6   22.30   M_TMER_PWM_CTRL   144     19.5.2   Fault source and reaction   8.8   22.31   M_TS_TR_PWM_CTRL   147     19.5.3   Fails-Safe mode   90   22.32   M_TS_TRL   149     19.6   RSTB_FSDB_LIMPO/1/2   90   22.33   M_TS_TRL   149     19.6.1   RSTB   90   22.33   M_TS_TRL   149     19.6.2   FSDB   992   22.35   M_TMMX_CTRL   153     19.6.3   FSDB release   93   22.36   M_TMMX_CTRL   153     19.6.4   LIMPO   93   22.37   M_LDT_CFGG   154     19.6.5   LIMPO release   94   22.38   M_LDT_CFGG   154     19.6.6   LIMP1_LIMP2   94   22.38   M_LDT_CFGG   154     19.6.6   LIMP1_LIMP2   94   22.38   M_LDT_CFGG   154     19.6.7   Analog built-in self-test (ABIST)   95   22.40   M_CAN   156     19.8   Periodic CRC check   95   22.41   M_LDT_CFGG   154     19.6   LIMP0 communication   97   22.44   M_LDT_CFGG   154     19.6   LIMP0 communication   97   22.45   M_LDT_CFGG   154     19.6   LIMP1_LIMP2   94   22.38   M_LDT_CFGG   154     19.6   LIMP1_LIMP2   94   22.38   M_LDT_CFGG   154     19.6   LIMP1_LIMP2   94   22.39   M_LDT_CFGG   154     19.6   LIMP1_LIMP2   95   22.40   M_LDT_CFGG   154     19.6   LIMP1_LIMP3   95   22.40   M_LDT_CFGG   154     19.6   LIMP1_LIMP3   95   22.40   M_LDT_CFGG   154     19.6   LIMP1_LIMP3   95   22.40   M_LDT_CFGG   156     19.6   LIMP1_LIMP3   95   22.40		<b>.</b>				
19.4   Voltage supervisor   83   22.21   M. WUI_FLG   138     19.4.1   VOMON (VMON EXT) monitoring   83   22.22   M. TIMERI, CFG   139     19.4.2   VxMON monitoring (x from 1 to 3)   84   22.23   M. TIMERI, CFG   140     14.3   VxMON deglitch time   85   22.25   M. PWMI_CFG   141     19.4.4   VxMON deglitch time   85   22.25   M. PWMI_CFG   142     19.4.5   VxMON sately reaction (impact)   85   22.25   M. PWMI_CFG   143     19.4.6   VTUVIP monitoring   85   22.25   M. PWMI_CFG   144     19.4.7   Electrical characteristics   85   22.28   M. TIMER, PWM_CTRL   144     19.4.7   Electrical characteristics   85   22.28   M. TIMER, PWM_CTRL   144     19.5.5   Fault error counter   86   22.29   M. CS_CFG   145     19.5.1   Fault error counter   86   22.29   M. CS_CFG   145     19.5.2   Fault source and reaction   88   22.31   M. HSx_SRC_CFG   147     19.5.3   Fail-Safe mode   90   22.33   M. HSx_CTRL   149     19.6   RSTB, FSOB, LIMPOVI/2   90   22.33   M. HSx_CTRL   149     19.6.2   FSOB   92   22.34   M. HSx_SRC_CFG   154     19.6.3   FSOB release   93   22.36   M. LDT_CFG   154     19.6.4   LIMPO   93   22.36   M. LDT_CFG   154     19.6.5   LIMPO   140   22.39   M. LDT_CFG   154     19.6.5   LIMPO   140   22.39   M. LDT_CFG   154     19.6.6   LIMPO   140   22.39   M. LDT_CFG   154     19.6.6   LIMPO   140   22.39   M. LDT_CFG   154     19.6.6   LIMPO   140   22.34   M. LDT_CFG   154     19.6.7   Analog built-in self-test (ABIST)   95   22.40   M. LDT_CFG   154     19.6.6   LIMPO   140   22.23   M. LDT_CFG   154     19.6.7   LIMPO   22.23   M. LDT_CFG   154     19.6.8   LIMPO   140   22.24   M. LDT_CFG   154     19.6.6   LIMPO   140   22.24   M. LDT_CFG   154     19.6.6   LIMPO   LIMPO   22.24   M. LDT_CFG   154     19.6.6   LIMPO   140   22.24   M. LDT_CFG   154     19.6.6   LIMPO   LIMPO   22.24   M. LDT_CFG   154     19.6   LIMPO   22.24   M. LDT_CFG						
19.4.1   VOMON (VMON EXT) monitoring						
19.4.2   VxMON monitoring (x from 1 to 3)   84   22.23   M. TMIRR3_CFG   141     19.4.3   VxMON deglitch time   85   22.25   M. PWM1_CFG   142     19.4.5   VxMON safety reaction (impact)   85   22.25   M. PWM1_CFG   143     19.4.6   VtIVVIP monitoring   85   22.25   M. PWM2_CFG   143     19.4.7   Electrical characteristics   85   22.28   M. TMIRR3_CFG   144     19.4.7   Electrical characteristics   85   22.28   M. TMIRR_PWM_CFG   144     19.4.7   Electrical characteristics   85   22.28   M. TMIRR_PWM_CFG   145     19.5.1   Fault error counter   86   22.29   M. CS_CFG   145     19.5.1   Fault error counter   86   22.29   M. CS_CFG   145     19.5.2   Fault source and reaction   88   22.31   M. HSx_SRC_CFG   147     19.5.3   Fail-Safe mode   90   22.32   M. HSx_CTRL   149     19.6   RSTB_FSOB_LIMPO/1/2   90   22.33   M. HSx_CTRL   149     19.6   RSTB_FSOB_LIMPO/1/2   90   22.34   M. HSx_SRC_CFG   147     19.6   STB_FSOB_S   92   22.35   M. MAUX_CTRL   153     19.6   STB_FSOB_S   92   22.35   M. MAUX_CTRL   153     19.6   STB_FSOB_S   92   22.35   M. LDT_CFGG   154     19.6   LIMPO   93   22.37   M. LDT_CFGG   154     19.6   LIMPO   93   22.37   M. LDT_CFGG   154     19.6   LIMPO   140   22.39   M. LDT_CFGG   154     19.6   LIMPO   140   22.39   M. LDT_CFGG   154     19.6   LIMPO   150   22.24   M. LDT_CFGG   156     19.7   Analog built-in self-test (ABIST)   95   22.44   M. LDT_CFGG   156     19.8   Periodic CRC check   95   22.44   M. LDT_CFGG   156     19.7   Communication interface   97   22.45   M. LDT_CFGG   156     19.7   Communication interface   97   22.45   M. LDT_CFGG   156     19.8   Periodic CRC check   95   22.47   M. MEMORYO   159     10.1   22.50   TS_LIMPO   150   150     10.1   22.50   TS_LIMPO						
19.4.3         VXMON UV/OV threshold         84         22.24         M_TIMERS_CFG         141           19.4.5         VXMON doelglich time         85         22.25         M_PWM1_CFG         142           19.4.5         VXMON safety reaction (impact)         85         22.26         M_PWM2_CFG         143           19.4.6         V1UVLP monitoring         85         22.27         M_PWM3_CFG         144           19.4.7         Electrical characteristics         85         22.29         M_CS_FLG_MSK         144           19.5.1         Fault management         86         22.29         M_CS_FLG_MSK         146           19.5.2         Fault source and reaction         88         22.31         M_HSX_CFG         147           19.5.3         Fail-Safe mode         90         22.33         M_HSX_CFR         147           19.6         RSTB, FS0B, LIMPO/I/2         90         22.33         M_HSX_CFR         150           19.6.1         RSTB         90         22.34         M_AUX_CTRL         153           19.6.2         FS0B         92         22.235         M_AMUX_CTRL         153           19.6.3         FS0B release         93         22.36         M_AUX_CTRL         153     <						
19.4.4         VxMON deglitch time         85         22.25         M PWM2 CFG         142           19.4.6         V1UVLP monitoring         85         22.26         M PWM3 CFG         144           19.4.6         V1UVLP monitoring         85         22.27         M_PWM3 CFG         144           19.5.1         Electrical characteristics         85         22.28         M_TIMER PWM CTRL         144           19.5.1         Fault management         86         22.29         M_CS_CFG         145           19.5.1         Fault error counter         86         22.30         M_CS_FLG_MSK         146           19.5.2         Fault source and reaction         88         22.31         M_HSX_CTRL         149           19.5.2         FSIS         SPOB, LIMPO/I/2         90         22.33         M_HSX_MSK         151           19.6         RSTB, FSOB, LIMPO/I/2         90         22.34         M_HSX_MSK         151           19.6.1         RSTB         90         22.34         M_HSX_MSK         151           19.6.2         FSOB         92         22.33         M_LDT_CFG1         154           19.6.2         FSOB         92         22.34         M_LDT_CFG1         154 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
19.4.5         VxMON safety reaction (impact)         85         22.26         M_PWM2_CFG         143           19.4.6         YIUVP monitoring         85         22.27         M_PWM3_CFG         144           19.4.7         Electrical characteristics         85         22.28         M_TIMER_PWM_CTRL         144           19.5.1         Fault management         86         22.29         M_CS_FLG_MSK         146           19.5.2         Fault source and reaction         88         22.31         M_HSx_CFG         147           19.5.3         Fail-Safe mode         90         22.32         M_HSX_CFG         147           19.6.1         RSTB, FSOB, LIMPO/1/2         90         22.33         M_HSX_MGK         150           19.6.1         RSTB         90         22.34         M_HSX_MGK         151           19.6.2         FSOB         92         22.35         M_AMUX_CTRL         153           19.6.3         FSOB release         93         22.36         M_AUY_CFG         154           19.6.5         LIMPO release         94         22.39         M_LDT_CFG2         154           19.6.6         LIMP1, LIMP2         94         22.39         M_LDT_CFG3         154						
194.6   VIUVLP monitoring				_		
19.4.7   Electrical characteristics   55   22.28   M_TIMER_PWM_CTRL   144     19.5   Fault management   86   22.30   M_CS_FLG_MSK   146     19.5   Fault source and reaction   88   22.31   M_HSX_SCFG   145     19.5   Fault source and reaction   88   22.31   M_HSX_SCFG   147     19.6   RSTB_Safe mode   90   22.32   M_HSX_CTRL   149     19.6   RSTB, FS0B_LIMPO/I/2   90   22.33   M_HSX_FLG   150     19.6.1   RSTB   90   22.34   M_HSX_MSK   151     19.6.2   FS0B   92   22.35   M_AMUX_CTRL   153     19.6.3   FS0B release   93   22.36   M_LDT_CFG1   154     19.6.4   LIMPO   93   22.37   M_LDT_CFG2   154     19.6.5   LIMPO (release   94   22.39   M_LDT_CFG3   154     19.6.6   LIMPO (release   94   22.39   M_LDT_CFG3   154     19.6.7   Analog built-in self-test (ABIST)   95   22.40   M_CAN   156     19.8   Periodic CRC Check   95   22.41   M_LIN   157     19.9   Clock monitoring   96   22.42   M_CAN_LIN_MSK   158     20   MCU communication interface   97   22.43   M_MEMORYO   159     20.1   IZC communication interface   97   22.44   M_MEMORYO   159     20.1.1   IZC interface overview   97   22.45   M_MEMORYO   160     20.1.2   Device address   98   22.46   FS_I_OVIV_CFG1   160     20.1.3   IZC CRC calculation and results   98   22.47   FS_I_FCCU_CFG   161     20.2.1   SPI interface overview   99   22.50   FS_WDV_CFG   168     20.2.2   SPI communication   99   22.49   FS_I_FSM_CFG   168     20.2.3   CRC decoding procedure   102   22.55   FS_MD_TOKEN   170     20.2.3   CRC decoding procedure   102   22.55   FS_MD_TOKEN   170     20.2.3   CRC decoding procedure   102   22.55   FS_SAFETY_OUTPUTS   174     21.1   Readable registers   106   22.57   FS_FSOB_LIMPO REL   171     22.2   M_DEV_PROG_ID   114   24.1   OTP_VI_CFG3   181     22.2   M_DEV_PROG_ID   114   24.1   OTP_VI_CFG3   182     22.3   M_REG_FLG   122   24.7   OTP_VI_CFG3   183     22.4   M_STATUS   116   24.3   OTP_VI_CFG3   183     22.5   M_REG_FLG   122   24.7   OTP_VI_CFG3   184     22.1   M_REG_ITRLS   124   OTP_VI_CFG3   180     22.11   M_REG_ITRLS   124						
19.5   Fault management						
19.5.1   Fault error counter				_		
19.5.2 Fault source and reaction 88 22.31 M_HSx_SRC_CFG 147 19.6.1 RSTB roble 90 22.32 M_HSx_FLG 150 19.6.1 RSTB 90 22.33 M_HSx_FLG 150 19.6.1 RSTB 90 22.34 M_HSx_MSK 151 19.6.2 FS0B 92 22.35 M_AMUX_CTRL 153 19.6.3 FS0B release 92 22.35 M_AMUX_CTRL 153 19.6.3 FS0B release 93 22.36 M_LDT_CFG1 154 19.6.5 LIMP0 93 22.37 M_LDT_CFG3 154 19.6.6 LIMP1, LIMP2 94 22.38 M_LDT_CFG3 154 19.6.6 LIMP1, LIMP2 94 22.38 M_LDT_CFG3 154 19.6.7 LIMP2 157 19.7 Analog built-in self-test (ABIST) 95 22.40 M_CAN 156 19.8 Periodic CRC check 95 22.41 M_LIN 157 19.9 Clock monitoring 96 22.42 M_CAN 156 19.8 Periodic CRC check 95 22.41 M_LIN 157 19.0 LIC communication interface 97 22.43 M_MEMORY0 159 20.1 I2C communication interface 97 22.45 FS_LOVUV_CFG1 160 20.1.2 Device address 98 22.46 FS_LOVUV_CFG1 160 20.1.3 I2C CRC calculation and results 98 22.47 FS_LFCU_CFG 163 20.1 Electrical characteristics 99 22.48 FS_LOVUV_CFG2 161 20.2.1 SPI communication 99 22.49 FS_LOVUV_CFG2 162 20.2 SPI communication 99 22.49 FS_LOVUV_CFG 166 20.2.2 SPI status bits 100 22.51 FS_WDW_CFG 168 20.2.3 Cyclic redundant check 101 22.55 FS_MDN_CFG 168 20.2.3 Cyclic redundant check 101 22.55 FS_MDN_CFG 167 20.2.3 Cyclic redundant check 101 22.55 FS_MDN_CFG 171 21.1 Readable registers 106 22.57 FS_MDN_CFG 171 22.2 M_DEV_PROG_ID 114 22.1 OTP_PROG_ID 183 22.4 M_DEV_PROG_ID 114 22.1 OTP_PROG_ID 183 22.4 M_DEV_PROG_ID 114 22.1 OTP_PROG_ID 183 22.5 M_SYS_CFG 118 22.6 M_SYS_CFG 112 24 OTP_PROG_ID 183 22.6 M_SYS_CFG 118 24 OTP_PROG_ID 183 22.7 M_REG_CTRL 121 24.6 OTP_V1_CFG2 185 22.9 M_REG_FIG 122 24.7 OTP_V1_CFG3 189 22.11 M_REG1_MSK 126 24.10 OTP_V1_CFG3 189 22.11 M_REG1_MSK 126 24.10 OTP_V1_CFG3 190 22.11 M_REG1_MSK 126 24.10 OTP_V1_CFG5 190						
19.5.3       Fail-Safe mode       90       22.32       M_HSx_FLG       150         19.6.1       RSTB, FSOB, LIMPO/1/2       90       22.34       M_HSx_MSK       151         19.6.1       RSTB       90       22.34       M_HDX_MSK       151         19.6.3       FSOB release       92       22.35       M_LDT_CFG2       154         19.6.4       LIMPO       93       22.37       M_LDT_CFG2       154         19.6.5       LIMPO release       94       22.38       M_LDT_CFG2       154         19.6.5       LIMPI, LIMP2       94       22.39       M_LDT_CFG2       154         19.6.6       LIMPI, LIMP2       94       22.38       M_LDT_CTRL       155         19.7       Analog built-in self-test (ABIST)       95       22.40       M_CAN       156         19.8       Periodic CRC check       95       22.41       M_LIN       157         19.9       Clock monitoring       96       22.42       M_CAN LIN MSK       158         20       MCU communication interface       97       22.44       M_MEMORYO       159         20.1.1       12C communication interface       97       22.45       FS_I_OVUV_CFG1       160					M HSV SPC CEG	140
19.6       RSTB, FSOB, LIMPO/1/2       90       22.33       M∃SX, MSK       151         19.6.1       RSTB       90       22.34       M∃SX, MSK       151         19.6.2       FSOB       92       22.35       M_ANUX, CTRL       153         19.6.3       FSOB release       93       22.36       M_LDT, CFG1       154         19.6.4       LIMPO       93       22.37       M_LDT, CFG3       154         19.6.5       LIMPO release       94       22.38       M_LDT, CFG3       154         19.6.6       LIMP1, LIMP2       94       22.39       M_LDT, CFG3       155         19.7       Analog built-in self-test (ABIST)       95       22.40       M_CAN       156         19.8       Periodic CRC check       95       22.41       M_LIN       157         19.9       Clock monitoring       96       22.42       M_CAN_LIN MSK       158         20.1       12C communication interface       97       22.44       M_EMORY0       159         20.1       12C communication interface       97       22.44       M_EMORY0       160         20.1.1       12C interface overview       97       22.45       FS_LOVUV_CFG1       160					M HSV CTDI	140
19.6.1       RSTB       90       22.34       M_HSX_MSK       151         19.6.2       FSOB release       92       22.35       M_LDT_CFG1       153         19.6.3       FSOB release       93       22.36       M_LDT_CFG2       154         19.6.4       LIMPO       93       22.37       M_LDT_CFG2       154         19.6.5       LIMPO release       94       22.38       M_LDT_CFG3       154         19.6.6       LIMPO release       94       22.38       M_LDT_CFG3       154         19.6.6       LIMPO release       94       22.38       M_LDT_CFG3       154         19.7       Analog built-in self-lest (ABIST)       95       22.40       M_CAN       156         19.8       Periodic CRC check       95       22.41       M_LIN       157         19.9       Clock monitoring       96       22.24       M_CAN       158         20       MC communication       97       22.43       M_MEMORYO       158         20.1       12C corrections on interface       97       22.44       M_MEMORYO       160         20.1.1       12C corrections on results       98       22.46       FS_I_OVUV_CFG2       161 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>						
19.6.2         FSOB         92         22.35         M_AMUX_CTRL         153           19.6.3         FSOB release         93         22.36         M_LDT_CFG1         154           19.6.4         LIMPO         93         22.37         M_LDT_CFG2         154           19.6.5         LIMPO release         94         22.38         M_LDT_CFG3         154           19.6.6         LIMP1 LIMP2         94         22.39         M_LDT_CFG3         154           19.6.7         Analog built-in self-test (ABIST)         95         22.40         M_CAN         156           19.7         Analog built-in self-test (ABIST)         95         22.41         M_LIN         157           19.8         Periodic CRC check         95         22.41         M_LIN         157           19.9         Clock monitorion         96         22.42         M_CAN         11MSK           20.1         IZC communication interface         97         22.43         M_MEMORYO         159           20.1         IZC communication interface         97         22.44         M_MEMORYO         159           20.1.1         IZC interface overview         97         22.45         FS_LOVUV_CFG2         161						
19.6.3       FSOB release       93       22.36       M_LDT_CFG1       154         19.6.4       LIMPO       93       22.37       M_LDT_CFG2       154         19.6.5       LIMPO release       94       22.38       M_LDT_CFG3       154         19.6.6       LIMP1, LIMP2       94       22.38       M_LDT_CFG3       154         19.7       Analog built-in self-test (ABIST)       .95       22.40       M_CAN       156         19.8       Periodic CRC check       .95       22.41       M_LIN       .157         19.9       Clock monitoring       .96       22.42       M_CAN LIN MSK       .158         20       MCU communication interface       .97       22.43       M_MEMORYO       .159         20.1       12C communication interface       .97       22.44       M_MEMORY1       .160         20.1.1       12C interface overview       .97       22.45       FS_LOVUV_CFG2       .161         20.1.2       Device address       .98       22.47       FS_LFCCU_CFG       .163         20.1.3       12C CRC calculation and results       .98       22.47       FS_LFSSM_CFG       .165         20.2       2.9 Fo communication       .99       22.49						
19.6.4       LIMPO       93       22.37       M_LDT_CFG2       154         19.6.5       LIMPO release       .94       22.38       M_LDT_CFG3       .154         19.6.6       LIMP1, LIMP2       .94       22.39       M_LDT_CFG3       .154         19.7       Analog built-in self-test (ABIST)       .95       22.40       M_CAN       .156         19.8       Periodic CRC check       .95       22.41       M_LIN       .157         19.9       Clock monitoring       .96       22.42       M_CAN_LIN_MSK       .158         20       MCU communication       .97       22.43       M_MEMORYO       .159         20.1       12C communication interface       .97       22.44       M_LIN_MSK       .160         20.1.1       12C communication interface       .97       22.45       FS_LOVUV_CFG1       .160         20.1.2       Device address       .98       22.46       FS_LOVUV_CFG2       .161         20.1.3       12C CRC calculation and results       .98       22.46       FS_LOVUV_CFG2       .161         20.1.4       Electrical characteristics       .99       22.48       FS_LEWD_CFG       .163         20.2.1       SPI interface overview       .99				7 -	M LDT CEC4	133
19.6.5         LIMP1 release         94         22.38         M_LDT_CFG3         154           19.6.6         LIMP2         94         22.39         M_LDT_CTRL         155           19.7         Analog built-in self-test (ABIST)         95         22.40         M_CAN         156           19.8         Periodic CRC check         95         22.41         M_LIN         157           19.9         Clock monitoring         96         22.42         M_CAN_LIN MSK         158           20         MCU communication interface         97         22.43         M_MEMORY0         159           20.1         12C communication interface         97         22.44         M_MEMORY1         160           20.1.1         12C communication interface         97         22.45         FS_I_OVUV_CFG1         160           20.1.1         12C cord calculation and results         98         22.46         FS_I_OVUV_CFG2         161           20.1.1         12C cRC calculation and results         98         22.47         FS_I_FCCU_CFG         163           20.1.2         SPI communication         99         22.48         FS_I_WD_CFG         165           20.2.2         SPI communication         99         22.49         F						
19.6.6       LIMP1, LIMP2       .94       22.39       M_LDT_CTRL       .155         19.7       Analog built-in self-test (ABIST)       .95       22.40       M_CAN       .156         19.8       Periodic CRC check       .95       22.41       M_LIN       .157         19.9       Clock monitoring       .96       22.42       M_CAN_LIN_MSK       .158         20       MCU communication       .97       22.43       M_MEMORYO       .159         20.1       I2C communication interface       .97       22.44       M_MEMORYO       .160         20.1.1       I2C communication interface       .97       22.45       FS_I OVUV_CFG1       .160         20.1.2       Device address       .98       22.46       FS_I_OVUV_CFG2       .161         20.1.3       I2C CRC calculation and results       .98       .22.46       FS_I_OVUV_CFG2       .161         20.1.4       Electrical characteristics       .99       .22.48       FS_I_FSSM_CFG       .165         20.2.1       SPI interface overview       .99       .22.50       FS_WD_CFG       .168         20.2.2 SPI status bits       .100       .22.51       FS_WD_TOKEN       .170         20.2.3 Cyclic redundant check       .101						
19.7         Analog buill-in self-test (ABIST)         .95         22.40         M_CAN         .156           19.8         Periodic CRC check         .95         22.41         M_LIN         .157           19.9         Clock monitoring         .96         22.42         M_CAN LIN MSK         .158           20         MCU communication         .97         22.43         M_MEMORYO         .159           20.1         I2C communication interface         .97         22.44         M_MEMORYO         .160           20.1.1         I2C communication interface         .97         22.45         FS_I_OVUV_CFG1         .160           20.1.2         Device address         .98         .22.46         FS_I_OVUV_CFG2         .161           20.1.3         I2C CRC calculation and results         .98         .22.47         FS_I_FCCU_CFG         .163           20.1.4         Electrical characteristics         .99         .22.48         FS_I_WD_CFG         .163           20.2.1         SPI communication         .99         .22.49         FS_I_WD_CFG         .166           20.2.2         SPI status bits         .100         .22.50         FS_WD_CFG         .168           20.2.3         Cyclic redundant check         .101						
19.8         Periodic CRC check         95         22.41         M_LIN         157           19.9         Clock monitoring         96         22.42         M_CAN_LIN_MSK         158           20         MCU communication         97         22.43         M_MEMORY0         159           20.1         I2C communication interface         97         22.44         M_MEMORY1         160           20.1.1         I2C interface overview         97         22.45         FS_I_OVUV_CFG1         160           20.1.2         Device address         98         22.46         FS_I_OVUV_CFG2         161           20.1.3         I2C CRC calculation and results         .98         22.47         FS_I_FCCU_CFG         163           20.1.4         Electrical characteristics         .99         22.48         FS_I_FSM_CFG         165           20.2         SPI communication         .99         22.49         FS_I_WD_CFG         166           20.2.2         SPI interface overview         .99         22.50         FS_WD_TOKEN         170           20.2.3.1         SPI interface overview         .99         22.50         FS_WD_TOKEN         170           20.2.3.1         CRC encoding procedure         .10         22.51						
19.9   Clock monitoring						
20         MCU communication         97         22.43         M_MEMORY0         159           20.1         I2C communication interface         97         22.44         M_MEMORY1         160           20.1.1         I2C communication interface overview         97         22.45         FS_I_OVUV_CFG1         160           20.1.2         Device address         98         22.46         FS_I_OVUV_CFG2         161           20.1.3         I2C CRC calculation and results         98         22.47         FS_I_FCCU_CFG         163           20.1.4         Electrical characteristics         99         22.48         FS_I_FSSM_CFG         165           20.2         SPI communication         .99         22.49         FS_I_WD_CFG         166           20.2.1         SPI interface overview         .99         22.50         FS_WD_TOKEN         170           20.2.3         Cyclic redundant check         .101         22.52         FS_WD_ANSWER         170           20.2.3.1         CRC decoding procedure         .102         22.53         FS_LIMP12_CFG         171           20.2.4.2         Electrical characteristics         .102         22.54         FS_FSOB_LIMP0_REL         172           21.         SPI/I2C register mapping						
20.1         I2C communication interface         97         22.44         M_MEMORY1         160           20.1.1         I2C interface overview         97         22.45         FS_OVUV_CFG1         160           20.1.2         Device address         98         22.46         FS_I OVUV_CFG2         161           20.1.3         I2C CRC calculation and results         98         22.47         FS_I FCCU_CFG         163           20.1.4         Electrical characteristics         99         22.48         FS_I FSSM_CFG         165           20.2         SPI communication         .99         22.49         FS_I WD_CFG         165           20.2.1         SPI interface overview         .99         22.50         FS_WD_TOKEN         170           20.2.1         SPI status bits         .100         22.51         FS_WD_TOKEN         170           20.2.3         Cyclic redundant check         .101         22.52         FS_WD_TOKEN         170           20.2.3         Cyclic redundant check         .101         22.52         FS_WD_ANSWER         170           20.2.3         CYClic redundant check         .101         22.52         FS_SWD_TOKEN         170           20.2.3         CYClic redundant check         .101						
20.1.1       I2C interface overview       97       22.45       FS_I_OVUV_CFG1       160         20.1.2       Device address       98       22.46       FS_I_OVUV_CFG2       161         20.1.3       I2C CRC calculation and results       98       22.47       FS_I_FCCU_CFG       163         20.1.4       Electrical characteristics       99       22.48       FS_I_FSSM_CFG       165         20.2       SPI communication       99       22.49       FS_I_WD_CFG       167         20.2.1       SPI interface overview       99       22.50       FS_WDD_TCKE       168         20.2.2       SPI status bits       100       22.51       FS_WD_ANSWER       170         20.2.3       Cyclic redundant check       101       22.52       FS_WD_ANSWER       170         20.2.3.1       CRC encoding procedure       102       22.53       FS_LIMP12_CFG       171         20.2.4.** Electrical characteristics       102       22.55       FS_ABIST       172         20.2.4.** Electrical characteristics       102       22.55       FS_SAFETY_OUTPUTS       174         21.1       Readable registers       106       22.57       FS_SAFETY_FLG       175         21.1       Readable registers       <						
20.1.2         Device address         98         22.46         FS_I_OVUV_CFG2         161           20.1.3         I2C CRC calculation and results         98         22.47         FS_I_FCCU_CFG         163           20.1.4         Electrical characteristics         99         22.48         FS_I_FSSM_CFG         165           20.2         SPI communication         99         22.49         FS_I_WD_CFG         167           20.2.1         SPI interface overview         99         22.50         FS_WD_CFG         168           20.2.2         SPI status bits         100         22.51         FS_WD_ANSWER         170           20.2.3         Cyclic redundant check         101         22.52         FS_WD_ANSWER         170           20.2.3.1         CRC encoding procedure         102         22.53         FS_LIMP12_CFG         171           20.2.4         Electrical characteristics         102         22.53         FS_SIMET         172           20.2.4         Electrical characteristics         102         22.55         FS_SABIST         172           21         SPI/IZC register mapping         104         22.56         FS_SAFETY_OUTPUTS         174           21.1         Readable registers         106						
20.1.3       I2C CRC calculation and results       .98       22.47       FS_I_FCCU_CFG       .163         20.1.4       Electrical characteristics       .99       22.48       FS_I_FSSM_CFG       .165         20.2       SPI communication       .99       22.49       FS_I_WD_CFG       .167         20.2.1       SPI interface overview       .99       22.50       FS_WDW_CFG       .168         20.2.2       SPI status bits       .100       .22.51       FS_WD_TOKEN       .170         20.2.3       Cyclic redundant check       .101       .22.52       FS_WD_ANSWER       .170         20.2.3.1       CRC encoding procedure       .102       .22.53       FS_LIMP12_CFG       .171         20.2.3.1       CRC decoding procedure       .102       .22.53       FS_SNB_LIMP0_REL       .172         20.2.4       Electrical characteristics       .102       .22.55       FS_ABIST       .172         21       SPI/I2C register mapping       .104       .22.56       FS_SAFETY_OUTPUTS       .174         21.1       Readable registers       .106       .22.57       FS_SAFETY_FLG       .175         21.2       Writable registers       .106       .22.57       FS_SAFETY_FLG       .175						
20.1.4         Electrical characteristics         99         22.48         FS_FSSM_CFG         165           20.2         SPI communication         99         22.49         FS_WD_CFG         167           20.2.1         SPI interface overview         99         22.50         FS_WDW_CFG         168           20.2.2         SPI status bits         100         22.51         FS_WD_TOKEN         170           20.2.3         Cyclic redundant check         101         22.52         FS_WD_ANSWER         170           20.2.3.1         CRC encoding procedure         102         22.53         FS_LIMP12_CFG         171           20.2.3.2         CRC decoding procedure         102         22.53         FS_LIMP12_CFG         171           20.2.4         Electrical characteristics         102         22.54         FS_FSOB_LIMP0_REL         172           20.2.4         Electrical characteristics         102         22.55         FS_ABIST         172           21         SPI/I2C register mapping         104         22.56         FS_SAFETY_OUTPUTS         174           21.1         Readable registers         106         22.57         FS_SAFETY_FLG         175           21.2         Writable registers         109						
20.2         SPI communication         99         22.49         FS_WD_CFG         167           20.2.1         SPI interface overview         99         22.50         FS_WDW_CFG         168           20.2.2         SPI status bits         100         22.51         FS_WD_TOKEN         170           20.2.3         Cyclic redundant check         101         22.52         FS_WD_ANSWER         170           20.2.3.1         CRC encoding procedure         102         22.53         FS_LIMP12_CFG         171           20.2.3.2         CRC decoding procedure         102         22.54         FS_FS0B_LIMP0_REL         172           20.2.4         Electrical characteristics         102         22.55         FS_ABIST         172           21         SPI/I2C register mapping         104         22.56         FS_SAFETY_OUTPUTS         174           21.1         Readable registers         106         22.57         FS_SAFETY_FLG         175           21.2         Writable registers         109         22.58         FS_CRC         177           22.2         SPI/I2C register description         112         23         OTP register mapping         179           22.1         M_DEV_CFG         112         24						
20.2.1         SPI interface overview         .99         22.50         FS_WDW_CFG         .168           20.2.2         SPI status bits         .100         22.51         FS_WD_TOKEN         .170           20.2.3         Cyclic redundant check         .101         22.52         FS_WD_ANSWER         .170           20.2.3.1         CRC decoding procedure         .102         22.53         FS_LIMP12_CFG         .171           20.2.3.2         CRC decoding procedure         .102         22.54         FS_SOB_LIMP0_REL         .172           20.2.4         Electrical characteristics         .102         22.55         FS_ABIST         .172           21         SPI/I2C register mapping         .104         22.56         FS_SAFETY_OUTPUTS         .174           21.1         Readable registers         .106         22.57         FS_SAFETY_FLG         .175           21.2         Writable registers         .109						
20.2.2         SPI status bits         100         22.51         FS_WD_TOKEN         170           20.2.3         Cyclic redundant check         101         22.52         FS_WD_ANSWER         170           20.2.3.1         CRC encoding procedure         102         22.53         FS_LIMP12_CFG         171           20.2.3.2         CRC decoding procedure         102         22.54         FS_FS0B_LIMP0_REL         172           20.2.4         Electrical characteristics         102         22.55         FS_ABIST         172           21         SPI/I2C register mapping         104         22.56         FS_SAFETY_OUTPUTS         174           21.1         Readable registers         106         22.57         FS_SAFETY_FLG         175           21.2         Writable registers         109         22.58         FS_CRC         177           22         SPI/I2C register description         112         24         OTP register mapping         179           22.1         M_DEV_CFG         112         24         OTP register mapping         179           22.1         M_DEV_CFG         112         24         OTP register description         181           22.2         M_DEV_CFG         112         24						
20.2.3         Cyclic redundant check         101         22.52         FS_WD_ANSWER         170           20.2.3.1         CRC encoding procedure         102         22.53         FS_LIMP12_CFG         171           20.2.3.2         CRC decoding procedure         102         22.54         FS_FS0B_LIMP0_REL         172           20.2.4         Electrical characteristics         102         22.55         FS_ABIST         172           21         SPI/I2C register mapping         104         22.56         FS_SAFETY_OUTPUTS         174           21.1         Readable registers         106         22.57         FS_SAFETY_FLG         175           21.2         Writable registers         109         22.58         FS_CRC         177           21.2         Writable registers         109         22.58         FS_CRC         177           22.1         M_DEV_CFG         112         23         OTP register mapping         179           22.1         M_DEV_PROG_ID         114         24.1         OTP_DEVICE_VER         181           22.2         M_DEV_PROG_ID         114         24.1         OTP_DEVICE_VER         181           22.4         M_STATUS         116         24.3         OTP_PDEVICE_VER						
20.2.3.1       CRC encoding procedure       102       22.53       FS_LIMP12_CFG       171         20.2.3.2       CRC decoding procedure       102       22.54       FS_FS0B_LIMP0_REL       172         20.2.4       Electrical characteristics       102       22.55       FS_ABIST       172         21       SPI/I2C register mapping       104       22.56       FS_SAFETY_OUTPUTS       174         21.1       Readable registers       106       22.57       FS_SAFETY_FLG       175         21.2       Writable registers       109       22.58       FS_CRC       177         22       SPI/I2C register description       112       23       OTP register mapping       179         22.1       M_DEV_CFG       112       24       OTP register description       181         22.2       M_DEV_PROG_ID       114       24.1       OTP_DEVICE_VER       181         22.2       M_DEV_PROG_ID       114       24.1       OTP_DEVICE_VER1       182         22.4       M_STATUS       116       24.3       OTP_PROG_ID       183         22.5       M_SYS_CFG       118       24.4       OTP_V1_CFG1       184         22.6       M_SYS1_CFG       120       24.5						
20.2.3.2       CRC decoding procedure       102       22.54       FS_FS0B_LIMP0_REL       172         20.2.4       Electrical characteristics       102       22.55       FS_ABIST       172         21       SPI/I2C register mapping       104       22.56       FS_SAFETY_OUTPUTS       174         21.1       Readable registers       106       22.57       FS_SAFETY_FLG       175         21.2       Writable registers       109       22.58       FS_CRC       177         22       SPI/I2C register description       112       23       OTP register mapping       179         22.1       M_DEV_CFG       112       24       OTP register description       181         22.2       M_DEV_PROG_ID       114       24.1       OTP_DEVICE_VER       181         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER       184         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER       184         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER       184         22.4       M_STATUS       116       24.3       OTP_PROG_ID       183         22.5       M_SYS_CFG       118       24.4       OTP_V1_CFG1<						
20.2.4       Electrical characteristics       102       22.55       FS_ABIST       172         21       SPI/I2C register mapping       104       22.56       FS_SAFETY_OUTPUTS       174         21.1       Readable registers       106       22.57       FS_SAFETY_FLG       175         21.2       Writable registers       109       22.58       FS_CRC       177         22       SPI/I2C register description       112       23       OTP register mapping       179         22.1       M_DEV_CFG       112       24       OTP register description       181         22.2       M_DEV_PROG_ID       114       24.1       OTP_DEVICE_VER       181         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER1       182         22.4       M_STATUS       116       24.3       OTP_PDEVICE_VER1       182         22.4       M_SYS_CFG       118       24.4       OTP_V1_CFG1       184         22.5       M_SYS_CFG       120       24.5       OTP_V1_CFG2       185         22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187						
21       SPI/I2C register mapping       104       22.56       FS_SAFETY_OUTPUTS       174         21.1       Readable registers       106       22.57       FS_SAFETY_FLG       175         21.2       Writable registers       109       22.58       FS_CRC       177         22       SPI/I2C register description       112       23       OTP register mapping       179         22.1       M_DEV_CFG       112       24       OTP register description       181         22.2       M_DEV_PROG_ID       114       24.1       OTP_DEVICE_VER       181         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER1       182         22.4       M_STATUS       116       24.3       OTP_PROG_ID       183         22.5       M_SYS_CFG       118       24.4       OTP_V1_CFG1       184         22.5       M_SYS1_CFG       120       24.5       OTP_V1_CFG2       185         22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187         22.9       M_REG_MSK       124       24.8       OTP_V1_CFG6       190						
21.1       Readable registers       106       22.57       FS_SAFETY_FLG       175         21.2       Writable registers       109       22.58       FS_CRC       177         22       SPI/I2C register description       112       23       OTP register mapping       179         22.1       M_DEV_CFG       112       24       OTP register description       181         22.2       M_DEV_PROG_ID       114       24.1       OTP_DEVICE_VER       181         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER       181         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER       181         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER       182         22.4       M_STATUS       116       24.3       OTP_PROG_ID       183         22.5       M_SYS_CFG       118       24.4       OTP_V1_CFG1       184         22.6       M_SYS_CFG       120       24.5       OTP_V1_CFG2       185         22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
21.2       Writable registers       109       22.58       FS_CRC       177         22       SPI/I2C register description       112       23       OTP register mapping       179         22.1       M_DEV_CFG       112       24       OTP register description       181         22.2       M_DEV_PROG_ID       114       24.1       OTP_DEVICE_VER       181         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER1       182         22.4       M_STATUS       116       24.3       OTP_PROG_ID       183         22.5       M_SYS_CFG       118       24.4       OTP_V1_CFG1       184         22.6       M_SYS1_CFG       120       24.5       OTP_V1_CFG2       185         22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187         22.9       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG8       190         22.12 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>						
22         SPI/I2C register description         112         23         OTP register mapping         179           22.1         M_DEV_CFG         112         24         OTP register description         181           22.2         M_DEV_PROG_ID         114         24.1         OTP_DEVICE_VER         181           22.3         M_GEN_FLAG         115         24.2         OTP_DEVICE_VER1         182           22.4         M_STATUS         116         24.3         OTP_PROG_ID         183           22.5         M_SYS_CFG         118         24.4         OTP_V1_CFG1         184           22.6         M_SYS1_CFG         120         24.5         OTP_V1_CFG2         185           22.7         M_REG_CTRL         121         24.6         OTP_V1_CFG3         187           22.8         M_REG_FLG         122         24.7         OTP_V1_CFG4         187           22.9         M_REG_MSK         124         24.8         OTP_V1_CFG5         189           22.10         M_REG1_FLG         126         24.9         OTP_V1_CFG6         190           22.11         M_REG1_MSK         126         24.10         OTP_V1_CFG8         190           22.12         M_IO_CTRL		=//\				
22.1       M_DEV_CFG       112       24       OTP register description       181         22.2       M_DEV_PROG_ID       114       24.1       OTP_DEVICE_VER       181         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER1       182         22.4       M_STATUS       116       24.3       OTP_PROG_ID       183         22.5       M_SYS_CFG       118       24.4       OTP_V1_CFG1       184         22.6       M_SYS1_CFG       120       24.5       OTP_V1_CFG2       185         22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187         22.9       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG8       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG9       191						
22.2       M_DEV_PROG_ID       114       24.1       OTP_DEVICE_VER       181         22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER1       182         22.4       M_STATUS       116       24.3       OTP_PROG_ID       183         22.5       M_SYS_CFG       118       24.4       OTP_V1_CFG1       184         22.6       M_SYS1_CFG       120       24.5       OTP_V1_CFG2       185         22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187         22.9       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG7       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG9       191         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.3       M_GEN_FLAG       115       24.2       OTP_DEVICE_VER1       182         22.4       M_STATUS       116       24.3       OTP_PROG_ID       183         22.5       M_SYS_CFG       118       24.4       OTP_V1_CFG1       184         22.6       M_SYS1_CFG       120       24.5       OTP_V1_CFG2       185         22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187         22.9       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG7       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG8       190         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.4       M_STATUS       116       24.3       OTP_PROG_ID       183         22.5       M_SYS_CFG       118       24.4       OTP_V1_CFG1       184         22.6       M_SYS1_CFG       120       24.5       OTP_V1_CFG2       185         22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187         22.9       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG7       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG8       190         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.5       M_SYS_CFG       118       24.4       OTP_V1_CFG1       184         22.6       M_SYS1_CFG       120       24.5       OTP_V1_CFG2       185         22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187         22.9       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG7       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG8       190         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.6       M_SYS1_CFG       120       24.5       OTP_V1_CFG2       185         22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187         22.9       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG7       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG8       190         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.7       M_REG_CTRL       121       24.6       OTP_V1_CFG3       187         22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187         22.9       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG7       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG8       190         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.8       M_REG_FLG       122       24.7       OTP_V1_CFG4       187         22.9       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG7       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG8       190         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.9       M_REG_MSK       124       24.8       OTP_V1_CFG5       189         22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG7       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG8       190         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.10       M_REG1_FLG       126       24.9       OTP_V1_CFG6       190         22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG7       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG8       190         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.11       M_REG1_MSK       126       24.10       OTP_V1_CFG7       190         22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG8       190         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.12       M_IO_CTRL       127       24.11       OTP_V1_CFG8       190         22.13       M_IO_TIMER_FLG       128       24.12       OTP_V1_CFG9       191						
22.13 M_IO_TIMER_FLG						
22.14 M_IO_TIMER_MSK						
	22.14	M_IO_TIMER_MSK	129	24.13	OTP_V2_CFG	192

27	l egal information	
26	Package drawing	
25	Application information	210
24.28	OTP_RSTB_IMPACT_CFG	208
24.27	OTP_LIMP_OV_DGLT_CFG	
24.26	OTP_UV_DGLT_CFG	
24.25	OTP_OVUV_CFG4	
24.24	OTP_OVUV_CFG3	204
24.23	OTP_OVUV_CFG2	203
24.22	OTP_OVUV_CFG1	202
24.21	OTP_FS_SYS_CFG	201
24.20	OTP_MAIN_SYS_I2C_CFG	199
24.19	OTP_IO_OUT_SEL_CFG	198
24.18	OTP_LVIO_CFG2	
24.17	OTP_LVIO_CFG1	
24.16	OTP_HVIO_CFG2	
24.15	OTP_HVIO_CFG1	194
24.14	OTP_V3_CFG	193

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.